Files
FORT-BO/Assets/Editor/x64/Bakery/optix9/attrib_trimeshLODTranslucent.ptx
2026-08-06 18:56:32 +03:00

231 lines
6.2 KiB
Plaintext

//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31968024
// Cuda compilation tools, release 12.0, V12.0.76
// Based on NVVM 7.0.1
//
.version 8.0
.target sm_52
.address_size 64
.const .align 16 .b8 params[1184];
.visible .func (.param .align 8 .b8 func_retval0[32]) __direct_callable__oxMain(
.param .b32 __direct_callable__oxMain_param_0,
.param .align 8 .b8 __direct_callable__oxMain_param_1[8]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<57>;
.reg .f32 %f<114>;
.reg .b32 %r<41>;
.reg .b64 %rd<49>;
ld.param.u32 %r6, [__direct_callable__oxMain_param_0];
ld.param.f32 %f29, [__direct_callable__oxMain_param_1+4];
ld.param.f32 %f28, [__direct_callable__oxMain_param_1];
// begin inline asm
call (%r7), _optix_get_launch_index_x, ();
// end inline asm
// begin inline asm
call (%r8), _optix_get_launch_index_y, ();
// end inline asm
ld.const.u64 %rd4, [params+72];
cvta.to.global.u64 %rd5, %rd4;
mul.wide.s32 %rd6, %r6, 4;
add.s64 %rd7, %rd5, %rd6;
ld.global.u32 %r3, [%rd7];
setp.eq.s32 %p1, %r3, 0;
@%p1 bra $L__BB0_2;
ld.const.u64 %rd8, [params+480];
cvta.to.global.u64 %rd9, %rd8;
ld.const.u32 %r10, [params+472];
mad.lo.s32 %r11, %r10, %r8, %r7;
cvt.u64.u32 %rd10, %r11;
add.s64 %rd11, %rd9, %rd10;
ld.global.u8 %r12, [%rd11];
mov.u32 %r13, 1;
shl.b32 %r14, %r13, %r12;
and.b32 %r15, %r14, %r3;
setp.eq.s32 %p2, %r15, 0;
mov.f32 %f110, 0f00000000;
mov.f32 %f111, %f110;
mov.f32 %f112, %f110;
mov.f32 %f113, %f110;
@%p2 bra $L__BB0_8;
$L__BB0_2:
ld.const.u64 %rd12, [params+24];
cvta.to.global.u64 %rd13, %rd12;
mul.wide.u32 %rd14, %r6, 12;
add.s64 %rd15, %rd13, %rd14;
ld.global.s32 %rd1, [%rd15];
ld.global.s32 %rd2, [%rd15+4];
ld.global.s32 %rd3, [%rd15+8];
ld.const.u32 %r4, [params+32];
setp.gt.u32 %p3, %r4, %r6;
@%p3 bra $L__BB0_6;
bra.uni $L__BB0_3;
$L__BB0_6:
mov.f32 %f113, 0f3F800000;
sub.f32 %f82, %f113, %f28;
sub.f32 %f108, %f82, %f29;
bra.uni $L__BB0_7;
$L__BB0_3:
sub.s32 %r16, %r6, %r4;
ld.const.u64 %rd16, [params+48];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r16, 4;
add.s64 %rd19, %rd17, %rd18;
ld.const.u64 %rd20, [params+40];
cvta.to.global.u64 %rd21, %rd20;
shl.b64 %rd22, %rd1, 3;
add.s64 %rd23, %rd21, %rd22;
ld.global.v2.f32 {%f38, %f39}, [%rd23];
shl.b64 %rd24, %rd2, 3;
add.s64 %rd25, %rd21, %rd24;
ld.global.v2.f32 {%f42, %f43}, [%rd25];
shl.b64 %rd26, %rd3, 3;
add.s64 %rd27, %rd21, %rd26;
ld.global.v2.f32 {%f46, %f47}, [%rd27];
mov.f32 %f50, 0f3F800000;
sub.f32 %f51, %f50, %f28;
sub.f32 %f108, %f51, %f29;
mul.f32 %f52, %f28, %f42;
mul.f32 %f53, %f28, %f43;
fma.rn.f32 %f54, %f108, %f38, %f52;
fma.rn.f32 %f55, %f108, %f39, %f53;
fma.rn.f32 %f4, %f29, %f46, %f54;
fma.rn.f32 %f5, %f29, %f47, %f55;
ld.global.u32 %r5, [%rd19];
and.b32 %r17, %r5, -16384;
setp.eq.s32 %p4, %r17, 16384;
@%p4 bra $L__BB0_5;
bra.uni $L__BB0_4;
$L__BB0_5:
add.s32 %r29, %r5, -16384;
ld.const.u64 %rd36, [params+64];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r29, 8;
add.s64 %rd39, %rd37, %rd38;
ld.global.u64 %rd40, [%rd39];
tex.2d.v4.f32.f32 {%f66, %f67, %f68, %f69}, [%rd40, {%f4, %f5}];
cvt.sat.f32.f32 %f70, %f66;
mul.f32 %f71, %f70, 0f437F0000;
cvt.rzi.s32.f32 %r30, %f71;
cvt.sat.f32.f32 %f72, %f67;
mul.f32 %f73, %f72, 0f437F0000;
cvt.rzi.s32.f32 %r31, %f73;
cvt.sat.f32.f32 %f74, %f68;
mul.f32 %f75, %f74, 0f437F0000;
cvt.rzi.s32.f32 %r32, %f75;
shl.b32 %r33, %r31, 8;
or.b32 %r34, %r33, %r30;
shl.b32 %r35, %r32, 16;
or.b32 %r36, %r34, %r35;
not.b32 %r37, %r36;
cvt.rn.f32.s32 %f113, %r37;
bra.uni $L__BB0_8;
$L__BB0_4:
abs.f32 %f56, %f4;
cvt.rmi.f32.f32 %f57, %f56;
sub.f32 %f58, %f56, %f57;
abs.f32 %f59, %f5;
cvt.rmi.f32.f32 %f60, %f59;
sub.f32 %f61, %f59, %f60;
ld.const.u64 %rd28, [params+56];
cvta.to.global.u64 %rd29, %rd28;
shl.b32 %r18, %r5, 4;
cvt.u64.u32 %rd30, %r18;
and.b64 %rd31, %rd30, 1048560;
add.s64 %rd32, %rd29, %rd31;
ld.global.v2.u32 {%r19, %r20}, [%rd32];
cvt.rn.f32.u32 %f62, %r19;
mul.f32 %f63, %f58, %f62;
cvt.rzi.u32.f32 %r23, %f63;
cvt.rn.f32.u32 %f64, %r20;
mul.f32 %f65, %f61, %f64;
cvt.rzi.u32.f32 %r24, %f65;
mad.lo.s32 %r25, %r19, %r24, %r23;
cvt.u64.u32 %rd33, %r25;
ld.global.u64 %rd34, [%rd32+8];
add.s64 %rd35, %rd34, %rd33;
ld.u8 %r26, [%rd35];
shr.u32 %r27, %r5, 16;
and.b32 %r28, %r27, %r26;
setp.eq.s32 %p5, %r28, 0;
selp.f32 %f113, 0f00000000, 0f3F800000, %p5;
$L__BB0_7:
cvt.u32.u64 %r38, %rd1;
cvt.u32.u64 %r39, %rd2;
cvt.u32.u64 %r40, %rd3;
ld.const.u64 %rd41, [params+16];
cvta.to.global.u64 %rd42, %rd41;
mul.wide.s32 %rd43, %r38, 24;
add.s64 %rd44, %rd42, %rd43;
mul.wide.s32 %rd45, %r39, 24;
add.s64 %rd46, %rd42, %rd45;
mul.wide.s32 %rd47, %r40, 24;
add.s64 %rd48, %rd42, %rd47;
ld.global.f32 %f83, [%rd44+12];
ld.global.f32 %f84, [%rd44+16];
ld.global.f32 %f85, [%rd44+20];
ld.global.f32 %f86, [%rd46+12];
mul.f32 %f87, %f28, %f86;
ld.global.f32 %f88, [%rd46+16];
mul.f32 %f89, %f28, %f88;
ld.global.f32 %f90, [%rd46+20];
mul.f32 %f91, %f28, %f90;
fma.rn.f32 %f92, %f108, %f83, %f87;
fma.rn.f32 %f93, %f108, %f84, %f89;
fma.rn.f32 %f94, %f108, %f85, %f91;
ld.global.f32 %f95, [%rd48+12];
ld.global.f32 %f96, [%rd48+16];
ld.global.f32 %f97, [%rd48+20];
fma.rn.f32 %f98, %f29, %f95, %f92;
fma.rn.f32 %f99, %f29, %f96, %f93;
fma.rn.f32 %f100, %f29, %f97, %f94;
mul.f32 %f101, %f99, %f99;
fma.rn.f32 %f102, %f98, %f98, %f101;
fma.rn.f32 %f103, %f100, %f100, %f102;
sqrt.rn.f32 %f104, %f103;
rcp.rn.f32 %f105, %f104;
mul.f32 %f112, %f100, %f105;
mul.f32 %f111, %f99, %f105;
mul.f32 %f110, %f98, %f105;
$L__BB0_8:
st.param.f32 [func_retval0+0], %f110;
st.param.f32 [func_retval0+4], %f111;
st.param.f32 [func_retval0+8], %f112;
st.param.v4.b8 [func_retval0+12], {%rs17, %rs18, %rs19, %rs20};
st.param.f32 [func_retval0+16], %f25;
st.param.f32 [func_retval0+20], %f26;
st.param.f32 [func_retval0+24], %f113;
st.param.v4.b8 [func_retval0+28], {%rs21, %rs22, %rs23, %rs24};
ret;
}
// .globl oxMain
.visible .entry oxMain()
{
.reg .b64 %rd<2>;
mov.u64 %rd1, __direct_callable__oxMain;
// begin inline asm
// end inline asm
ret;
}