2427 lines
65 KiB
Plaintext
2427 lines
65 KiB
Plaintext
//
|
|
// Generated by NVIDIA NVVM Compiler
|
|
//
|
|
// Compiler Build ID: CL-31968024
|
|
// Cuda compilation tools, release 12.0, V12.0.76
|
|
// Based on NVVM 7.0.1
|
|
//
|
|
|
|
.version 8.0
|
|
.target sm_52
|
|
.address_size 64
|
|
|
|
// .globl __raygen__oxMain
|
|
.const .align 16 .b8 params[1184];
|
|
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
|
|
|
|
.visible .entry __raygen__oxMain()
|
|
{
|
|
.local .align 4 .b8 __local_depot0[28];
|
|
.reg .b64 %SP;
|
|
.reg .b64 %SPL;
|
|
.reg .pred %p<171>;
|
|
.reg .b16 %rs<178>;
|
|
.reg .f32 %f<1195>;
|
|
.reg .b32 %r<369>;
|
|
.reg .f64 %fd<5>;
|
|
.reg .b64 %rd<122>;
|
|
|
|
|
|
mov.u64 %SPL, __local_depot0;
|
|
add.u64 %rd1, %SPL, 0;
|
|
// begin inline asm
|
|
call (%r54), _optix_get_launch_index_x, ();
|
|
// end inline asm
|
|
// begin inline asm
|
|
call (%r55), _optix_get_launch_index_y, ();
|
|
// end inline asm
|
|
ld.const.u64 %rd31, [params+400];
|
|
cvta.to.global.u64 %rd32, %rd31;
|
|
ld.const.u32 %r60, [params+392];
|
|
mad.lo.s32 %r61, %r60, %r55, %r54;
|
|
mul.wide.u32 %rd33, %r61, 4;
|
|
add.s64 %rd2, %rd32, %rd33;
|
|
ld.global.v2.u8 {%rs7, %rs177}, [%rd2];
|
|
or.b16 %rs9, %rs7, %rs177;
|
|
and.b16 %rs10, %rs9, 255;
|
|
setp.eq.s16 %p8, %rs10, 0;
|
|
@%p8 bra $L__BB0_2;
|
|
|
|
ld.global.u8 %rs176, [%rd2+2];
|
|
bra.uni $L__BB0_3;
|
|
|
|
$L__BB0_2:
|
|
ld.global.u8 %rs176, [%rd2+2];
|
|
setp.eq.s16 %p9, %rs176, 0;
|
|
mov.f32 %f1153, 0f00000000;
|
|
mov.u16 %rs177, 0;
|
|
mov.f32 %f1154, %f1153;
|
|
mov.f32 %f1155, %f1153;
|
|
@%p9 bra $L__BB0_4;
|
|
|
|
$L__BB0_3:
|
|
cvt.rn.f32.u16 %f174, %rs7;
|
|
div.rn.f32 %f175, %f174, 0f437F0000;
|
|
fma.rn.f32 %f176, %f175, 0f40000000, 0fBF800000;
|
|
and.b16 %rs13, %rs177, 255;
|
|
cvt.rn.f32.u16 %f177, %rs13;
|
|
div.rn.f32 %f178, %f177, 0f437F0000;
|
|
fma.rn.f32 %f179, %f178, 0f40000000, 0fBF800000;
|
|
cvt.rn.f32.u16 %f180, %rs176;
|
|
div.rn.f32 %f181, %f180, 0f437F0000;
|
|
fma.rn.f32 %f182, %f181, 0f40000000, 0fBF800000;
|
|
mul.f32 %f183, %f179, %f179;
|
|
fma.rn.f32 %f184, %f176, %f176, %f183;
|
|
fma.rn.f32 %f185, %f182, %f182, %f184;
|
|
sqrt.rn.f32 %f186, %f185;
|
|
rcp.rn.f32 %f187, %f186;
|
|
mul.f32 %f1155, %f187, %f182;
|
|
mul.f32 %f1154, %f187, %f179;
|
|
mul.f32 %f1153, %f176, %f187;
|
|
|
|
$L__BB0_4:
|
|
ld.const.v2.u32 {%r62, %r63}, [params];
|
|
add.s32 %r3, %r62, %r54;
|
|
add.s32 %r4, %r63, %r55;
|
|
setp.eq.f32 %p10, %f1153, 0f00000000;
|
|
setp.eq.f32 %p11, %f1154, 0f00000000;
|
|
and.pred %p12, %p10, %p11;
|
|
setp.eq.f32 %p13, %f1155, 0f00000000;
|
|
and.pred %p14, %p13, %p12;
|
|
@%p14 bra $L__BB0_140;
|
|
bra.uni $L__BB0_5;
|
|
|
|
$L__BB0_140:
|
|
ld.const.u32 %r51, [params+104];
|
|
and.b32 %r331, %r51, 1;
|
|
setp.eq.b32 %p160, %r331, 1;
|
|
mov.pred %p161, 0;
|
|
xor.pred %p162, %p160, %p161;
|
|
not.pred %p163, %p162;
|
|
@%p163 bra $L__BB0_142;
|
|
|
|
ld.const.u64 %rd88, [params+144];
|
|
cvta.to.global.u64 %rd89, %rd88;
|
|
ld.const.u32 %r332, [params+136];
|
|
mad.lo.s32 %r333, %r332, %r4, %r3;
|
|
mul.wide.u32 %rd90, %r333, 4;
|
|
add.s64 %rd91, %rd89, %rd90;
|
|
mov.u16 %rs98, 0;
|
|
st.global.v4.u8 [%rd91], {%rs98, %rs98, %rs98, %rs98};
|
|
|
|
$L__BB0_142:
|
|
and.b32 %r334, %r51, 8;
|
|
setp.eq.s32 %p164, %r334, 0;
|
|
@%p164 bra $L__BB0_144;
|
|
|
|
ld.const.u64 %rd92, [params+192];
|
|
cvta.to.global.u64 %rd93, %rd92;
|
|
ld.const.u32 %r335, [params+184];
|
|
mad.lo.s32 %r336, %r335, %r4, %r3;
|
|
mov.f32 %f1048, 0f00000000;
|
|
cvt.rzi.u32.f32 %r337, %f1048;
|
|
mul.wide.u32 %rd94, %r336, 2;
|
|
add.s64 %rd95, %rd93, %rd94;
|
|
mov.u16 %rs99, 0;
|
|
cvt.u16.u32 %rs100, %r337;
|
|
st.global.v2.u8 [%rd95], {%rs100, %rs99};
|
|
|
|
$L__BB0_144:
|
|
and.b32 %r338, %r51, 4;
|
|
setp.eq.s32 %p165, %r338, 0;
|
|
ld.const.u32 %r368, [params+108];
|
|
@%p165 bra $L__BB0_148;
|
|
|
|
setp.eq.s32 %p166, %r368, 0;
|
|
ld.const.u64 %rd96, [params+224];
|
|
cvta.to.global.u64 %rd97, %rd96;
|
|
ld.const.u32 %r339, [params+216];
|
|
mad.lo.s32 %r340, %r339, %r4, %r3;
|
|
mul.wide.u32 %rd98, %r340, 8;
|
|
add.s64 %rd25, %rd97, %rd98;
|
|
@%p166 bra $L__BB0_147;
|
|
|
|
ld.global.v4.u16 {%rs107, %rs108, %rs109, %rs110}, [%rd25];
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1049, %rs107;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1050, %rs108;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1051, %rs109;}
|
|
|
|
// end inline asm
|
|
add.f32 %f1052, %f1049, 0f00000000;
|
|
add.f32 %f1053, %f1050, 0f00000000;
|
|
add.f32 %f1054, %f1051, 0f00000000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs106, %f1054;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs105, %f1053;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs104, %f1052;}
|
|
|
|
// end inline asm
|
|
mov.u16 %rs111, 0;
|
|
st.global.v4.u16 [%rd25], {%rs104, %rs105, %rs106, %rs111};
|
|
bra.uni $L__BB0_148;
|
|
|
|
$L__BB0_5:
|
|
ld.const.v4.f32 {%f191, %f192, %f193, %f194}, [params+512];
|
|
neg.f32 %f195, %f192;
|
|
neg.f32 %f196, %f193;
|
|
mul.f32 %f197, %f1153, %f191;
|
|
mul.f32 %f198, %f1154, %f195;
|
|
sub.f32 %f199, %f198, %f197;
|
|
mul.f32 %f200, %f1155, %f193;
|
|
sub.f32 %f13, %f199, %f200;
|
|
ld.const.u64 %rd34, [params+432];
|
|
cvta.to.global.u64 %rd35, %rd34;
|
|
ld.const.u32 %r66, [params+424];
|
|
mad.lo.s32 %r67, %r66, %r55, %r54;
|
|
mul.wide.u32 %rd36, %r67, 12;
|
|
add.s64 %rd37, %rd35, %rd36;
|
|
ld.global.f32 %f14, [%rd37];
|
|
mul.f32 %f201, %f14, 0f3456BF95;
|
|
ld.global.f32 %f15, [%rd37+4];
|
|
mul.f32 %f202, %f15, 0f3456BF95;
|
|
ld.global.f32 %f16, [%rd37+8];
|
|
mul.f32 %f203, %f16, 0f3456BF95;
|
|
abs.f32 %f204, %f1153;
|
|
div.rn.f32 %f205, %f201, %f204;
|
|
abs.f32 %f206, %f1154;
|
|
div.rn.f32 %f207, %f202, %f206;
|
|
abs.f32 %f208, %f1155;
|
|
div.rn.f32 %f209, %f203, %f208;
|
|
abs.f32 %f210, %f205;
|
|
abs.f32 %f211, %f207;
|
|
abs.f32 %f212, %f209;
|
|
mov.f32 %f213, 0f38D1B717;
|
|
max.f32 %f214, %f210, %f213;
|
|
max.f32 %f215, %f211, %f213;
|
|
max.f32 %f216, %f212, %f213;
|
|
fma.rn.f32 %f17, %f1153, %f214, %f14;
|
|
fma.rn.f32 %f18, %f1154, %f215, %f15;
|
|
fma.rn.f32 %f19, %f1155, %f216, %f16;
|
|
abs.f32 %f217, %f191;
|
|
abs.f32 %f218, %f193;
|
|
setp.gt.f32 %p15, %f217, %f218;
|
|
selp.f32 %f219, %f195, 0f00000000, %p15;
|
|
mov.f32 %f1161, 0f00000000;
|
|
selp.f32 %f220, %f191, %f196, %p15;
|
|
selp.f32 %f221, 0f00000000, %f192, %p15;
|
|
mul.f32 %f222, %f220, %f220;
|
|
fma.rn.f32 %f223, %f219, %f219, %f222;
|
|
fma.rn.f32 %f224, %f221, %f221, %f223;
|
|
sqrt.rn.f32 %f225, %f224;
|
|
rcp.rn.f32 %f226, %f225;
|
|
mul.f32 %f20, %f219, %f226;
|
|
mul.f32 %f21, %f220, %f226;
|
|
mul.f32 %f22, %f221, %f226;
|
|
mul.f32 %f227, %f193, %f21;
|
|
mul.f32 %f228, %f192, %f22;
|
|
sub.f32 %f23, %f227, %f228;
|
|
mul.f32 %f229, %f191, %f22;
|
|
mul.f32 %f230, %f193, %f20;
|
|
sub.f32 %f24, %f229, %f230;
|
|
mul.f32 %f231, %f192, %f20;
|
|
mul.f32 %f232, %f191, %f21;
|
|
sub.f32 %f25, %f231, %f232;
|
|
ld.const.u64 %rd38, [params+128];
|
|
cvta.to.global.u64 %rd39, %rd38;
|
|
ld.const.u32 %r68, [params+120];
|
|
mad.lo.s32 %r69, %r68, %r55, %r54;
|
|
mul.wide.u32 %rd40, %r69, 4;
|
|
add.s64 %rd3, %rd39, %rd40;
|
|
ld.const.u32 %r5, [params+540];
|
|
setp.lt.s32 %p16, %r5, 1;
|
|
mov.f32 %f1160, %f1161;
|
|
mov.f32 %f1159, %f1161;
|
|
@%p16 bra $L__BB0_34;
|
|
|
|
cvt.rn.f32.s32 %f236, %r5;
|
|
rcp.rn.f32 %f26, %f236;
|
|
ld.global.u32 %r359, [%rd3];
|
|
ld.const.f32 %f27, [params+536];
|
|
ld.const.u8 %rs15, [params+104];
|
|
and.b16 %rs16, %rs15, 32;
|
|
setp.eq.s16 %p17, %rs16, 0;
|
|
mov.u32 %r70, 0;
|
|
selp.f32 %f28, 0f3F800000, 0f41200000, %p17;
|
|
mul.f32 %f29, %f17, 0f3456BF95;
|
|
mul.f32 %f30, %f18, 0f3456BF95;
|
|
mul.f32 %f31, %f19, 0f3456BF95;
|
|
ld.const.u64 %rd4, [params+96];
|
|
add.s64 %rd5, %rd1, 24;
|
|
mov.u64 %rd41, __cudart_i2opi_f;
|
|
abs.f32 %f319, %f30;
|
|
abs.f32 %f320, %f29;
|
|
max.f32 %f321, %f320, %f319;
|
|
abs.f32 %f322, %f31;
|
|
max.f32 %f323, %f321, %f322;
|
|
mov.u32 %r356, %r70;
|
|
|
|
$L__BB0_7:
|
|
mov.u32 %r358, %r70;
|
|
|
|
$L__BB0_8:
|
|
cvt.rn.f32.s32 %f1100, %r356;
|
|
mad.lo.s32 %r72, %r359, 1664525, 1013904223;
|
|
and.b32 %r73, %r72, 16777215;
|
|
cvt.rn.f32.u32 %f237, %r73;
|
|
fma.rn.f32 %f238, %f237, 0f33800000, %f1100;
|
|
mul.f32 %f239, %f26, %f238;
|
|
mad.lo.s32 %r359, %r72, 1664525, 1013904223;
|
|
and.b32 %r74, %r359, 16777215;
|
|
cvt.rn.f32.u32 %f240, %r74;
|
|
cvt.rn.f32.s32 %f241, %r358;
|
|
fma.rn.f32 %f242, %f240, 0f33800000, %f241;
|
|
mul.f32 %f243, %f26, %f242;
|
|
sqrt.rn.f32 %f39, %f239;
|
|
mul.f32 %f40, %f243, 0f40C90FDB;
|
|
mul.f32 %f244, %f40, 0f3F22F983;
|
|
cvt.rni.s32.f32 %r366, %f244;
|
|
cvt.rn.f32.s32 %f245, %r366;
|
|
mov.f32 %f246, 0fBFC90FDA;
|
|
fma.rn.f32 %f247, %f245, %f246, %f40;
|
|
mov.f32 %f248, 0fB3A22168;
|
|
fma.rn.f32 %f249, %f245, %f248, %f247;
|
|
mov.f32 %f250, 0fA7C234C5;
|
|
fma.rn.f32 %f1165, %f245, %f250, %f249;
|
|
abs.f32 %f42, %f40;
|
|
setp.ltu.f32 %p18, %f42, 0f47CE4780;
|
|
mov.u32 %r363, %r366;
|
|
mov.f32 %f1162, %f1165;
|
|
@%p18 bra $L__BB0_16;
|
|
|
|
setp.eq.f32 %p19, %f42, 0f7F800000;
|
|
@%p19 bra $L__BB0_15;
|
|
bra.uni $L__BB0_10;
|
|
|
|
$L__BB0_15:
|
|
mov.f32 %f253, 0f00000000;
|
|
mul.rn.f32 %f1162, %f40, %f253;
|
|
mov.u32 %r363, 0;
|
|
bra.uni $L__BB0_16;
|
|
|
|
$L__BB0_10:
|
|
mov.b32 %r13, %f40;
|
|
bfe.u32 %r76, %r13, 23, 8;
|
|
add.s32 %r14, %r76, -128;
|
|
shl.b32 %r77, %r13, 8;
|
|
or.b32 %r15, %r77, -2147483648;
|
|
shr.u32 %r16, %r14, 5;
|
|
mov.u64 %rd119, 0;
|
|
mov.u32 %r360, 0;
|
|
mov.u64 %rd117, %rd1;
|
|
mov.u64 %rd118, %rd41;
|
|
|
|
$L__BB0_11:
|
|
.pragma "nounroll";
|
|
ld.global.nc.u32 %r78, [%rd118];
|
|
mad.wide.u32 %rd43, %r78, %r15, %rd119;
|
|
shr.u64 %rd119, %rd43, 32;
|
|
st.local.u32 [%rd117], %rd43;
|
|
add.s64 %rd118, %rd118, 4;
|
|
add.s64 %rd117, %rd117, 4;
|
|
add.s32 %r360, %r360, 1;
|
|
setp.ne.s32 %p20, %r360, 6;
|
|
@%p20 bra $L__BB0_11;
|
|
|
|
st.local.u32 [%rd5], %rd119;
|
|
mov.u32 %r79, 4;
|
|
sub.s32 %r19, %r79, %r16;
|
|
mov.u32 %r80, 6;
|
|
sub.s32 %r81, %r80, %r16;
|
|
mul.wide.s32 %rd44, %r81, 4;
|
|
add.s64 %rd45, %rd1, %rd44;
|
|
ld.local.u32 %r361, [%rd45];
|
|
ld.local.u32 %r362, [%rd45+-4];
|
|
and.b32 %r22, %r14, 31;
|
|
setp.eq.s32 %p21, %r22, 0;
|
|
@%p21 bra $L__BB0_14;
|
|
|
|
mov.u32 %r82, 32;
|
|
sub.s32 %r83, %r82, %r22;
|
|
shr.u32 %r84, %r362, %r83;
|
|
shl.b32 %r85, %r361, %r22;
|
|
add.s32 %r361, %r84, %r85;
|
|
mul.wide.s32 %rd46, %r19, 4;
|
|
add.s64 %rd47, %rd1, %rd46;
|
|
ld.local.u32 %r86, [%rd47];
|
|
shr.u32 %r87, %r86, %r83;
|
|
shl.b32 %r88, %r362, %r22;
|
|
add.s32 %r362, %r87, %r88;
|
|
|
|
$L__BB0_14:
|
|
and.b32 %r89, %r13, -2147483648;
|
|
shr.u32 %r90, %r362, 30;
|
|
shl.b32 %r91, %r361, 2;
|
|
or.b32 %r92, %r90, %r91;
|
|
shr.u32 %r93, %r92, 31;
|
|
shr.u32 %r94, %r361, 30;
|
|
add.s32 %r95, %r93, %r94;
|
|
neg.s32 %r96, %r95;
|
|
setp.eq.s32 %p22, %r89, 0;
|
|
selp.b32 %r363, %r95, %r96, %p22;
|
|
setp.ne.s32 %p23, %r93, 0;
|
|
xor.b32 %r97, %r89, -2147483648;
|
|
selp.b32 %r98, %r97, %r89, %p23;
|
|
selp.b32 %r99, -1, 0, %p23;
|
|
xor.b32 %r100, %r92, %r99;
|
|
shl.b32 %r101, %r362, 2;
|
|
xor.b32 %r102, %r101, %r99;
|
|
cvt.u64.u32 %rd48, %r100;
|
|
cvt.u64.u32 %rd49, %r102;
|
|
bfi.b64 %rd50, %rd48, %rd49, 32, 32;
|
|
cvt.rn.f64.s64 %fd1, %rd50;
|
|
mul.f64 %fd2, %fd1, 0d3BF921FB54442D19;
|
|
cvt.rn.f32.f64 %f251, %fd2;
|
|
setp.eq.s32 %p24, %r98, 0;
|
|
neg.f32 %f252, %f251;
|
|
selp.f32 %f1162, %f251, %f252, %p24;
|
|
|
|
$L__BB0_16:
|
|
add.s32 %r29, %r363, 1;
|
|
and.b32 %r30, %r29, 1;
|
|
setp.eq.s32 %p25, %r30, 0;
|
|
selp.f32 %f46, %f1162, 0f3F800000, %p25;
|
|
mul.rn.f32 %f47, %f1162, %f1162;
|
|
mov.f32 %f1163, 0fB94D4153;
|
|
@%p25 bra $L__BB0_18;
|
|
|
|
mov.f32 %f255, 0fBAB607ED;
|
|
mov.f32 %f256, 0f37CBAC00;
|
|
fma.rn.f32 %f1163, %f256, %f47, %f255;
|
|
|
|
$L__BB0_18:
|
|
selp.f32 %f257, 0f3C0885E4, 0f3D2AAABB, %p25;
|
|
fma.rn.f32 %f258, %f1163, %f47, %f257;
|
|
selp.f32 %f259, 0fBE2AAAA8, 0fBEFFFFFF, %p25;
|
|
fma.rn.f32 %f260, %f258, %f47, %f259;
|
|
mov.f32 %f261, 0f00000000;
|
|
fma.rn.f32 %f262, %f47, %f46, %f261;
|
|
fma.rn.f32 %f1164, %f260, %f262, %f46;
|
|
and.b32 %r104, %r29, 2;
|
|
setp.eq.s32 %p27, %r104, 0;
|
|
@%p27 bra $L__BB0_20;
|
|
|
|
mov.f32 %f264, 0fBF800000;
|
|
fma.rn.f32 %f1164, %f1164, %f264, %f261;
|
|
|
|
$L__BB0_20:
|
|
@%p18 bra $L__BB0_28;
|
|
|
|
setp.eq.f32 %p29, %f42, 0f7F800000;
|
|
@%p29 bra $L__BB0_27;
|
|
bra.uni $L__BB0_22;
|
|
|
|
$L__BB0_27:
|
|
mov.f32 %f267, 0f00000000;
|
|
mul.rn.f32 %f1165, %f40, %f267;
|
|
mov.u32 %r366, 0;
|
|
bra.uni $L__BB0_28;
|
|
|
|
$L__BB0_22:
|
|
mov.b32 %r31, %f40;
|
|
bfe.u32 %r105, %r31, 23, 8;
|
|
add.s32 %r32, %r105, -128;
|
|
shl.b32 %r106, %r31, 8;
|
|
or.b32 %r33, %r106, -2147483648;
|
|
shr.u32 %r34, %r32, 5;
|
|
mov.u64 %rd120, 0;
|
|
mov.u64 %rd121, %rd120;
|
|
|
|
$L__BB0_23:
|
|
.pragma "nounroll";
|
|
shl.b64 %rd53, %rd120, 2;
|
|
mov.u64 %rd54, __cudart_i2opi_f;
|
|
add.s64 %rd55, %rd54, %rd53;
|
|
ld.global.nc.u32 %r107, [%rd55];
|
|
mad.wide.u32 %rd56, %r107, %r33, %rd121;
|
|
shr.u64 %rd121, %rd56, 32;
|
|
add.s64 %rd57, %rd1, %rd53;
|
|
st.local.u32 [%rd57], %rd56;
|
|
cvt.u32.u64 %r108, %rd120;
|
|
add.s32 %r109, %r108, 1;
|
|
cvt.s64.s32 %rd120, %r109;
|
|
setp.ne.s32 %p30, %r109, 6;
|
|
@%p30 bra $L__BB0_23;
|
|
|
|
st.local.u32 [%rd5], %rd121;
|
|
mov.u32 %r110, 4;
|
|
sub.s32 %r35, %r110, %r34;
|
|
mov.u32 %r111, 6;
|
|
sub.s32 %r112, %r111, %r34;
|
|
mul.wide.s32 %rd58, %r112, 4;
|
|
add.s64 %rd59, %rd1, %rd58;
|
|
ld.local.u32 %r364, [%rd59];
|
|
ld.local.u32 %r365, [%rd59+-4];
|
|
and.b32 %r38, %r32, 31;
|
|
setp.eq.s32 %p31, %r38, 0;
|
|
@%p31 bra $L__BB0_26;
|
|
|
|
mov.u32 %r113, 32;
|
|
sub.s32 %r114, %r113, %r38;
|
|
shr.u32 %r115, %r365, %r114;
|
|
shl.b32 %r116, %r364, %r38;
|
|
add.s32 %r364, %r115, %r116;
|
|
mul.wide.s32 %rd60, %r35, 4;
|
|
add.s64 %rd61, %rd1, %rd60;
|
|
ld.local.u32 %r117, [%rd61];
|
|
shr.u32 %r118, %r117, %r114;
|
|
shl.b32 %r119, %r365, %r38;
|
|
add.s32 %r365, %r118, %r119;
|
|
|
|
$L__BB0_26:
|
|
and.b32 %r120, %r31, -2147483648;
|
|
shr.u32 %r121, %r365, 30;
|
|
shl.b32 %r122, %r364, 2;
|
|
or.b32 %r123, %r121, %r122;
|
|
shr.u32 %r124, %r123, 31;
|
|
shr.u32 %r125, %r364, 30;
|
|
add.s32 %r126, %r124, %r125;
|
|
neg.s32 %r127, %r126;
|
|
setp.eq.s32 %p32, %r120, 0;
|
|
selp.b32 %r366, %r126, %r127, %p32;
|
|
setp.ne.s32 %p33, %r124, 0;
|
|
xor.b32 %r128, %r120, -2147483648;
|
|
selp.b32 %r129, %r128, %r120, %p33;
|
|
selp.b32 %r130, -1, 0, %p33;
|
|
xor.b32 %r131, %r123, %r130;
|
|
shl.b32 %r132, %r365, 2;
|
|
xor.b32 %r133, %r132, %r130;
|
|
cvt.u64.u32 %rd62, %r131;
|
|
cvt.u64.u32 %rd63, %r133;
|
|
bfi.b64 %rd64, %rd62, %rd63, 32, 32;
|
|
cvt.rn.f64.s64 %fd3, %rd64;
|
|
mul.f64 %fd4, %fd3, 0d3BF921FB54442D19;
|
|
cvt.rn.f32.f64 %f265, %fd4;
|
|
setp.eq.s32 %p34, %r129, 0;
|
|
neg.f32 %f266, %f265;
|
|
selp.f32 %f1165, %f265, %f266, %p34;
|
|
|
|
$L__BB0_28:
|
|
mul.f32 %f56, %f39, %f1164;
|
|
and.b32 %r45, %r366, 1;
|
|
setp.eq.s32 %p35, %r45, 0;
|
|
selp.f32 %f57, %f1165, 0f3F800000, %p35;
|
|
mul.rn.f32 %f58, %f1165, %f1165;
|
|
mov.f32 %f1166, 0fB94D4153;
|
|
@%p35 bra $L__BB0_30;
|
|
|
|
mov.f32 %f269, 0fBAB607ED;
|
|
mov.f32 %f270, 0f37CBAC00;
|
|
fma.rn.f32 %f1166, %f270, %f58, %f269;
|
|
|
|
$L__BB0_30:
|
|
selp.f32 %f271, 0f3C0885E4, 0f3D2AAABB, %p35;
|
|
fma.rn.f32 %f272, %f1166, %f58, %f271;
|
|
selp.f32 %f273, 0fBE2AAAA8, 0fBEFFFFFF, %p35;
|
|
fma.rn.f32 %f274, %f272, %f58, %f273;
|
|
mov.f32 %f275, 0f00000000;
|
|
fma.rn.f32 %f276, %f58, %f57, %f275;
|
|
fma.rn.f32 %f1167, %f274, %f276, %f57;
|
|
and.b32 %r135, %r366, 2;
|
|
setp.eq.s32 %p37, %r135, 0;
|
|
@%p37 bra $L__BB0_32;
|
|
|
|
mov.f32 %f278, 0fBF800000;
|
|
fma.rn.f32 %f1167, %f1167, %f278, %f275;
|
|
|
|
$L__BB0_32:
|
|
mul.f32 %f288, %f56, %f56;
|
|
mov.f32 %f289, 0f3F800000;
|
|
sub.f32 %f290, %f289, %f288;
|
|
mul.f32 %f291, %f39, %f1167;
|
|
mul.f32 %f292, %f291, %f291;
|
|
sub.f32 %f293, %f290, %f292;
|
|
max.f32 %f294, %f275, %f293;
|
|
sqrt.rn.f32 %f295, %f294;
|
|
mul.f32 %f296, %f20, %f291;
|
|
mul.f32 %f297, %f21, %f291;
|
|
mul.f32 %f298, %f22, %f291;
|
|
fma.rn.f32 %f299, %f23, %f56, %f296;
|
|
fma.rn.f32 %f300, %f24, %f56, %f297;
|
|
fma.rn.f32 %f301, %f25, %f56, %f298;
|
|
fma.rn.f32 %f302, %f191, %f295, %f299;
|
|
fma.rn.f32 %f303, %f192, %f295, %f300;
|
|
fma.rn.f32 %f304, %f193, %f295, %f301;
|
|
add.f32 %f305, %f191, %f302;
|
|
add.f32 %f306, %f192, %f303;
|
|
add.f32 %f307, %f193, %f304;
|
|
mul.f32 %f308, %f27, %f305;
|
|
mul.f32 %f309, %f27, %f306;
|
|
mul.f32 %f310, %f27, %f307;
|
|
sub.f32 %f311, %f308, %f191;
|
|
sub.f32 %f312, %f309, %f192;
|
|
sub.f32 %f313, %f310, %f193;
|
|
mul.f32 %f314, %f312, %f312;
|
|
fma.rn.f32 %f315, %f311, %f311, %f314;
|
|
fma.rn.f32 %f316, %f313, %f313, %f315;
|
|
sqrt.rn.f32 %f317, %f316;
|
|
rcp.rn.f32 %f318, %f317;
|
|
mul.f32 %f282, %f318, %f311;
|
|
mul.f32 %f283, %f318, %f312;
|
|
mul.f32 %f284, %f318, %f313;
|
|
mov.f32 %f324, 0f38D1B717;
|
|
max.f32 %f325, %f323, %f324;
|
|
mul.f32 %f285, %f28, %f325;
|
|
mov.f32 %f286, 0f6C4ECB8F;
|
|
mov.u32 %r172, 2;
|
|
mov.u32 %r173, 1;
|
|
mov.u32 %r174, 3;
|
|
mov.u32 %r177, 1065353216;
|
|
mov.u32 %r206, 0;
|
|
// begin inline asm
|
|
call(%r136,%r137,%r138,%r139,%r140,%r141,%r142,%r143,%r144,%r145,%r146,%r147,%r148,%r149,%r150,%r151,%r152,%r153,%r154,%r155,%r156,%r157,%r158,%r159,%r160,%r161,%r162,%r163,%r164,%r165,%r166,%r167),_optix_trace_typed_32,(%r206,%rd4,%f17,%f18,%f19,%f282,%f283,%f284,%f285,%f286,%f275,%r173,%r206,%r173,%r172,%r173,%r174,%r177,%r177,%r177,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206,%r206);
|
|
// end inline asm
|
|
mov.b32 %f326, %r136;
|
|
mov.b32 %f327, %r137;
|
|
mov.b32 %f328, %r138;
|
|
add.f32 %f1161, %f1161, %f326;
|
|
add.f32 %f1160, %f1160, %f327;
|
|
add.f32 %f1159, %f1159, %f328;
|
|
add.s32 %r358, %r358, 1;
|
|
setp.lt.s32 %p38, %r358, %r5;
|
|
@%p38 bra $L__BB0_8;
|
|
|
|
add.s32 %r356, %r356, 1;
|
|
setp.lt.s32 %p39, %r356, %r5;
|
|
@%p39 bra $L__BB0_7;
|
|
|
|
$L__BB0_34:
|
|
setp.eq.s32 %p40, %r5, 0;
|
|
mov.f32 %f1171, 0f3F800000;
|
|
mov.f32 %f1172, %f1171;
|
|
mov.f32 %f1173, %f1171;
|
|
@%p40 bra $L__BB0_36;
|
|
|
|
mul.lo.s32 %r207, %r5, %r5;
|
|
cvt.rn.f32.s32 %f332, %r207;
|
|
rcp.rn.f32 %f333, %f332;
|
|
mul.f32 %f1171, %f1161, %f333;
|
|
mul.f32 %f1172, %f1160, %f333;
|
|
mul.f32 %f1173, %f1159, %f333;
|
|
|
|
$L__BB0_36:
|
|
mul.f32 %f334, %f15, %f24;
|
|
fma.rn.f32 %f335, %f14, %f23, %f334;
|
|
fma.rn.f32 %f336, %f16, %f25, %f335;
|
|
ld.const.v4.f32 {%f337, %f338, %f339, %f340}, [params+560];
|
|
fma.rn.f32 %f345, %f336, %f337, %f339;
|
|
mul.f32 %f346, %f15, %f21;
|
|
fma.rn.f32 %f347, %f14, %f20, %f346;
|
|
fma.rn.f32 %f348, %f16, %f22, %f347;
|
|
fma.rn.f32 %f349, %f348, %f338, %f340;
|
|
ld.const.u64 %rd66, [params+552];
|
|
tex.2d.v4.f32.f32 {%f350, %f351, %f352, %f353}, [%rd66, {%f345, %f349}];
|
|
min.f32 %f354, %f350, %f351;
|
|
min.f32 %f355, %f354, %f352;
|
|
mul.f32 %f76, %f1171, %f355;
|
|
ld.const.f32 %f356, [params+524];
|
|
mul.f32 %f357, %f1171, %f356;
|
|
ld.const.v2.f32 {%f358, %f359}, [params+528];
|
|
mul.f32 %f362, %f1172, %f358;
|
|
mul.f32 %f363, %f1173, %f359;
|
|
mul.f32 %f364, %f350, %f357;
|
|
mul.f32 %f365, %f351, %f362;
|
|
mul.f32 %f366, %f352, %f363;
|
|
cvt.sat.f32.f32 %f367, %f13;
|
|
mul.f32 %f77, %f364, %f367;
|
|
mul.f32 %f78, %f365, %f367;
|
|
mul.f32 %f79, %f367, %f366;
|
|
mul.f32 %f368, %f13, 0f40800000;
|
|
cvt.sat.f32.f32 %f369, %f368;
|
|
mul.f32 %f370, %f364, %f369;
|
|
mul.f32 %f371, %f365, %f369;
|
|
mul.f32 %f372, %f366, %f369;
|
|
mul.f32 %f80, %f370, 0f3E800000;
|
|
mul.f32 %f81, %f371, 0f3E800000;
|
|
mul.f32 %f82, %f372, 0f3E800000;
|
|
ld.const.u32 %r48, [params+104];
|
|
and.b32 %r208, %r48, 8;
|
|
setp.eq.s32 %p41, %r208, 0;
|
|
@%p41 bra $L__BB0_50;
|
|
|
|
mov.f32 %f377, 0f3EE8BA2E;
|
|
abs.f32 %f84, %f76;
|
|
setp.lt.f32 %p42, %f84, 0f00800000;
|
|
mul.f32 %f379, %f84, 0f4B800000;
|
|
selp.f32 %f380, %f379, %f84, %p42;
|
|
selp.f32 %f381, 0fC3170000, 0fC2FE0000, %p42;
|
|
mov.b32 %r211, %f380;
|
|
and.b32 %r212, %r211, 8388607;
|
|
or.b32 %r213, %r212, 1065353216;
|
|
mov.b32 %f382, %r213;
|
|
shr.u32 %r214, %r211, 23;
|
|
cvt.rn.f32.u32 %f383, %r214;
|
|
add.f32 %f384, %f381, %f383;
|
|
setp.gt.f32 %p43, %f382, 0f3FB504F3;
|
|
mul.f32 %f385, %f382, 0f3F000000;
|
|
add.f32 %f386, %f384, 0f3F800000;
|
|
selp.f32 %f387, %f386, %f384, %p43;
|
|
selp.f32 %f388, %f385, %f382, %p43;
|
|
add.f32 %f389, %f388, 0fBF800000;
|
|
add.f32 %f390, %f388, 0f3F800000;
|
|
rcp.approx.ftz.f32 %f391, %f390;
|
|
add.f32 %f392, %f389, %f389;
|
|
mul.f32 %f393, %f392, %f391;
|
|
mul.f32 %f394, %f393, %f393;
|
|
mov.f32 %f395, 0f3C4CAF63;
|
|
mov.f32 %f396, 0f3B18F0FE;
|
|
fma.rn.f32 %f397, %f396, %f394, %f395;
|
|
mov.f32 %f398, 0f3DAAAABD;
|
|
fma.rn.f32 %f399, %f397, %f394, %f398;
|
|
mul.rn.f32 %f400, %f399, %f394;
|
|
mul.rn.f32 %f401, %f400, %f393;
|
|
sub.f32 %f402, %f389, %f393;
|
|
add.f32 %f403, %f402, %f402;
|
|
neg.f32 %f404, %f393;
|
|
fma.rn.f32 %f405, %f404, %f389, %f403;
|
|
mul.rn.f32 %f406, %f391, %f405;
|
|
add.f32 %f407, %f401, %f393;
|
|
sub.f32 %f408, %f393, %f407;
|
|
add.f32 %f409, %f401, %f408;
|
|
add.f32 %f410, %f406, %f409;
|
|
add.f32 %f411, %f407, %f410;
|
|
sub.f32 %f412, %f407, %f411;
|
|
add.f32 %f413, %f410, %f412;
|
|
mov.f32 %f414, 0f3F317200;
|
|
mul.rn.f32 %f415, %f387, %f414;
|
|
mov.f32 %f416, 0f35BFBE8E;
|
|
mul.rn.f32 %f417, %f387, %f416;
|
|
add.f32 %f418, %f415, %f411;
|
|
sub.f32 %f419, %f415, %f418;
|
|
add.f32 %f420, %f411, %f419;
|
|
add.f32 %f421, %f413, %f420;
|
|
add.f32 %f422, %f417, %f421;
|
|
add.f32 %f423, %f418, %f422;
|
|
sub.f32 %f424, %f418, %f423;
|
|
add.f32 %f425, %f422, %f424;
|
|
mul.rn.f32 %f426, %f377, %f423;
|
|
neg.f32 %f427, %f426;
|
|
fma.rn.f32 %f428, %f377, %f423, %f427;
|
|
fma.rn.f32 %f429, %f377, %f425, %f428;
|
|
mov.f32 %f430, 0f00000000;
|
|
fma.rn.f32 %f431, %f430, %f423, %f429;
|
|
add.rn.f32 %f432, %f426, %f431;
|
|
neg.f32 %f433, %f432;
|
|
add.rn.f32 %f434, %f426, %f433;
|
|
add.rn.f32 %f435, %f434, %f431;
|
|
mov.b32 %r215, %f432;
|
|
setp.eq.s32 %p44, %r215, 1118925336;
|
|
add.s32 %r216, %r215, -1;
|
|
mov.b32 %f436, %r216;
|
|
add.f32 %f437, %f435, 0f37000000;
|
|
selp.f32 %f85, %f437, %f435, %p44;
|
|
selp.f32 %f438, %f436, %f432, %p44;
|
|
mov.f32 %f439, 0f3FB8AA3B;
|
|
mul.rn.f32 %f440, %f438, %f439;
|
|
cvt.rzi.f32.f32 %f441, %f440;
|
|
abs.f32 %f442, %f441;
|
|
setp.gt.f32 %p45, %f442, 0f42FC0000;
|
|
mov.b32 %r217, %f441;
|
|
and.b32 %r218, %r217, -2147483648;
|
|
or.b32 %r219, %r218, 1123811328;
|
|
mov.b32 %f443, %r219;
|
|
selp.f32 %f444, %f443, %f441, %p45;
|
|
mov.f32 %f445, 0fBF317218;
|
|
fma.rn.f32 %f446, %f444, %f445, %f438;
|
|
mov.f32 %f447, 0f3102E308;
|
|
fma.rn.f32 %f448, %f444, %f447, %f446;
|
|
mul.f32 %f449, %f448, 0f3FB8AA3B;
|
|
add.f32 %f450, %f444, 0f4B40007F;
|
|
mov.b32 %r220, %f450;
|
|
shl.b32 %r221, %r220, 23;
|
|
mov.b32 %f451, %r221;
|
|
ex2.approx.ftz.f32 %f452, %f449;
|
|
mul.f32 %f86, %f452, %f451;
|
|
setp.eq.f32 %p46, %f86, 0f7F800000;
|
|
mov.f32 %f1174, 0f7F800000;
|
|
@%p46 bra $L__BB0_39;
|
|
|
|
fma.rn.f32 %f1174, %f86, %f85, %f86;
|
|
|
|
$L__BB0_39:
|
|
mov.f32 %f1106, 0f3E68BA2E;
|
|
cvt.rzi.f32.f32 %f1105, %f1106;
|
|
add.f32 %f1104, %f1105, %f1105;
|
|
mov.f32 %f1103, 0f3EE8BA2E;
|
|
sub.f32 %f1102, %f1103, %f1104;
|
|
abs.f32 %f1101, %f1102;
|
|
setp.lt.f32 %p47, %f76, 0f00000000;
|
|
setp.eq.f32 %p48, %f1101, 0f3F800000;
|
|
and.pred %p1, %p47, %p48;
|
|
setp.eq.f32 %p49, %f76, 0f00000000;
|
|
@%p49 bra $L__BB0_43;
|
|
bra.uni $L__BB0_40;
|
|
|
|
$L__BB0_43:
|
|
add.f32 %f457, %f76, %f76;
|
|
selp.f32 %f1176, %f457, 0f00000000, %p48;
|
|
bra.uni $L__BB0_44;
|
|
|
|
$L__BB0_147:
|
|
mov.f32 %f1057, 0f00000000;
|
|
mov.u32 %r368, 0;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs114, %f1057;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs113, %f1057;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs112, %f1057;}
|
|
|
|
// end inline asm
|
|
mov.u16 %rs115, 0;
|
|
st.global.v4.u16 [%rd25], {%rs112, %rs113, %rs114, %rs115};
|
|
|
|
$L__BB0_148:
|
|
ld.const.u64 %rd99, [params+256];
|
|
cvta.to.global.u64 %rd100, %rd99;
|
|
ld.const.u32 %r342, [params+248];
|
|
mad.lo.s32 %r343, %r342, %r4, %r3;
|
|
mul.wide.u32 %rd101, %r343, 8;
|
|
add.s64 %rd26, %rd100, %rd101;
|
|
setp.eq.s32 %p167, %r368, 0;
|
|
@%p167 bra $L__BB0_150;
|
|
|
|
ld.global.v4.u16 {%rs122, %rs123, %rs124, %rs125}, [%rd26];
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1058, %rs122;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1059, %rs123;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1060, %rs124;}
|
|
|
|
// end inline asm
|
|
add.f32 %f1061, %f1058, 0f00000000;
|
|
add.f32 %f1062, %f1059, 0f00000000;
|
|
add.f32 %f1063, %f1060, 0f00000000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs121, %f1063;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs120, %f1062;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs119, %f1061;}
|
|
|
|
// end inline asm
|
|
mov.u16 %rs126, 0;
|
|
st.global.v4.u16 [%rd26], {%rs119, %rs120, %rs121, %rs126};
|
|
bra.uni $L__BB0_151;
|
|
|
|
$L__BB0_150:
|
|
mov.f32 %f1066, 0f00000000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs129, %f1066;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs128, %f1066;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs127, %f1066;}
|
|
|
|
// end inline asm
|
|
mov.u16 %rs130, 0;
|
|
st.global.v4.u16 [%rd26], {%rs127, %rs128, %rs129, %rs130};
|
|
|
|
$L__BB0_151:
|
|
ld.const.u64 %rd102, [params+272];
|
|
cvta.to.global.u64 %rd103, %rd102;
|
|
ld.const.u32 %r344, [params+264];
|
|
mad.lo.s32 %r345, %r344, %r4, %r3;
|
|
mul.wide.u32 %rd104, %r345, 8;
|
|
add.s64 %rd27, %rd103, %rd104;
|
|
@%p167 bra $L__BB0_153;
|
|
|
|
ld.global.v4.u16 {%rs137, %rs138, %rs139, %rs140}, [%rd27];
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1067, %rs137;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1068, %rs138;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1069, %rs139;}
|
|
|
|
// end inline asm
|
|
add.f32 %f1070, %f1067, 0f00000000;
|
|
add.f32 %f1071, %f1068, 0f00000000;
|
|
add.f32 %f1072, %f1069, 0f00000000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs136, %f1072;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs135, %f1071;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs134, %f1070;}
|
|
|
|
// end inline asm
|
|
mov.u16 %rs141, 0;
|
|
st.global.v4.u16 [%rd27], {%rs134, %rs135, %rs136, %rs141};
|
|
bra.uni $L__BB0_154;
|
|
|
|
$L__BB0_153:
|
|
mov.f32 %f1075, 0f00000000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs144, %f1075;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs143, %f1075;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs142, %f1075;}
|
|
|
|
// end inline asm
|
|
mov.u16 %rs145, 0;
|
|
st.global.v4.u16 [%rd27], {%rs142, %rs143, %rs144, %rs145};
|
|
|
|
$L__BB0_154:
|
|
ld.const.u64 %rd105, [params+288];
|
|
cvta.to.global.u64 %rd106, %rd105;
|
|
ld.const.u32 %r346, [params+280];
|
|
mad.lo.s32 %r347, %r346, %r4, %r3;
|
|
mul.wide.u32 %rd107, %r347, 8;
|
|
add.s64 %rd28, %rd106, %rd107;
|
|
@%p167 bra $L__BB0_156;
|
|
|
|
ld.global.v4.u16 {%rs152, %rs153, %rs154, %rs155}, [%rd28];
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1076, %rs152;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1077, %rs153;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1078, %rs154;}
|
|
|
|
// end inline asm
|
|
add.f32 %f1079, %f1076, 0f00000000;
|
|
add.f32 %f1080, %f1077, 0f00000000;
|
|
add.f32 %f1081, %f1078, 0f00000000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs151, %f1081;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs150, %f1080;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs149, %f1079;}
|
|
|
|
// end inline asm
|
|
mov.u16 %rs156, 0;
|
|
st.global.v4.u16 [%rd28], {%rs149, %rs150, %rs151, %rs156};
|
|
bra.uni $L__BB0_157;
|
|
|
|
$L__BB0_156:
|
|
mov.f32 %f1084, 0f00000000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs159, %f1084;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs158, %f1084;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs157, %f1084;}
|
|
|
|
// end inline asm
|
|
mov.u16 %rs160, 0;
|
|
st.global.v4.u16 [%rd28], {%rs157, %rs158, %rs159, %rs160};
|
|
|
|
$L__BB0_157:
|
|
ld.const.u64 %rd108, [params+304];
|
|
cvta.to.global.u64 %rd109, %rd108;
|
|
ld.const.u32 %r348, [params+296];
|
|
mad.lo.s32 %r349, %r348, %r4, %r3;
|
|
mul.wide.u32 %rd110, %r349, 8;
|
|
add.s64 %rd29, %rd109, %rd110;
|
|
@%p167 bra $L__BB0_159;
|
|
|
|
ld.global.v4.u16 {%rs167, %rs168, %rs169, %rs170}, [%rd29];
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1085, %rs167;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1086, %rs168;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1087, %rs169;}
|
|
|
|
// end inline asm
|
|
add.f32 %f1088, %f1085, 0f00000000;
|
|
add.f32 %f1089, %f1086, 0f00000000;
|
|
add.f32 %f1090, %f1087, 0f00000000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs166, %f1090;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs165, %f1089;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs164, %f1088;}
|
|
|
|
// end inline asm
|
|
mov.u16 %rs171, 0;
|
|
st.global.v4.u16 [%rd29], {%rs164, %rs165, %rs166, %rs171};
|
|
bra.uni $L__BB0_160;
|
|
|
|
$L__BB0_159:
|
|
mov.f32 %f1093, 0f00000000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs174, %f1093;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs173, %f1093;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs172, %f1093;}
|
|
|
|
// end inline asm
|
|
mov.u16 %rs175, 0;
|
|
st.global.v4.u16 [%rd29], {%rs172, %rs173, %rs174, %rs175};
|
|
bra.uni $L__BB0_160;
|
|
|
|
$L__BB0_40:
|
|
mov.b32 %r222, %f1174;
|
|
xor.b32 %r223, %r222, -2147483648;
|
|
mov.b32 %f453, %r223;
|
|
selp.f32 %f1176, %f453, %f1174, %p1;
|
|
setp.geu.f32 %p50, %f76, 0f00000000;
|
|
@%p50 bra $L__BB0_44;
|
|
|
|
mov.f32 %f454, 0f3EE8BA2E;
|
|
cvt.rzi.f32.f32 %f455, %f454;
|
|
setp.eq.f32 %p51, %f455, 0f3EE8BA2E;
|
|
@%p51 bra $L__BB0_44;
|
|
|
|
mov.f32 %f1176, 0f7FFFFFFF;
|
|
|
|
$L__BB0_44:
|
|
abs.f32 %f1107, %f76;
|
|
add.f32 %f458, %f1107, 0f3EE8BA2E;
|
|
mov.b32 %r224, %f458;
|
|
setp.lt.s32 %p53, %r224, 2139095040;
|
|
@%p53 bra $L__BB0_49;
|
|
|
|
abs.f32 %f1108, %f76;
|
|
setp.gtu.f32 %p54, %f1108, 0f7F800000;
|
|
@%p54 bra $L__BB0_48;
|
|
bra.uni $L__BB0_46;
|
|
|
|
$L__BB0_48:
|
|
add.f32 %f1176, %f76, 0f3EE8BA2E;
|
|
bra.uni $L__BB0_49;
|
|
|
|
$L__BB0_46:
|
|
abs.f32 %f1109, %f76;
|
|
setp.neu.f32 %p55, %f1109, 0f7F800000;
|
|
@%p55 bra $L__BB0_49;
|
|
|
|
selp.f32 %f1176, 0fFF800000, 0f7F800000, %p1;
|
|
|
|
$L__BB0_49:
|
|
ld.const.u32 %r355, [params+184];
|
|
mad.lo.s32 %r354, %r355, %r4, %r3;
|
|
cvt.u64.u32 %rd116, %r354;
|
|
ld.const.u64 %rd115, [params+192];
|
|
cvta.to.global.u64 %rd114, %rd115;
|
|
mul.f32 %f459, %f1176, 0f437F0000;
|
|
setp.eq.f32 %p56, %f76, 0f3F800000;
|
|
selp.f32 %f460, 0f437F0000, %f459, %p56;
|
|
cvt.rzi.u32.f32 %r225, %f460;
|
|
shl.b64 %rd68, %rd116, 1;
|
|
add.s64 %rd69, %rd114, %rd68;
|
|
cvt.u16.u32 %rs17, %r225;
|
|
mov.u16 %rs18, 255;
|
|
st.global.v2.u8 [%rd69], {%rs17, %rs18};
|
|
|
|
$L__BB0_50:
|
|
ld.const.u32 %r353, [params+104];
|
|
and.b32 %r226, %r353, 1;
|
|
setp.eq.b32 %p57, %r226, 1;
|
|
mov.pred %p58, 0;
|
|
xor.pred %p59, %p57, %p58;
|
|
not.pred %p60, %p59;
|
|
@%p60 bra $L__BB0_124;
|
|
|
|
mov.f32 %f465, 0f3EE66666;
|
|
abs.f32 %f96, %f77;
|
|
setp.lt.f32 %p61, %f96, 0f00800000;
|
|
mul.f32 %f467, %f96, 0f4B800000;
|
|
selp.f32 %f468, %f467, %f96, %p61;
|
|
selp.f32 %f469, 0fC3170000, 0fC2FE0000, %p61;
|
|
mov.b32 %r227, %f468;
|
|
and.b32 %r228, %r227, 8388607;
|
|
or.b32 %r229, %r228, 1065353216;
|
|
mov.b32 %f470, %r229;
|
|
shr.u32 %r230, %r227, 23;
|
|
cvt.rn.f32.u32 %f471, %r230;
|
|
add.f32 %f472, %f469, %f471;
|
|
setp.gt.f32 %p62, %f470, 0f3FB504F3;
|
|
mul.f32 %f473, %f470, 0f3F000000;
|
|
add.f32 %f474, %f472, 0f3F800000;
|
|
selp.f32 %f475, %f474, %f472, %p62;
|
|
selp.f32 %f476, %f473, %f470, %p62;
|
|
add.f32 %f477, %f476, 0fBF800000;
|
|
add.f32 %f478, %f476, 0f3F800000;
|
|
rcp.approx.ftz.f32 %f479, %f478;
|
|
add.f32 %f480, %f477, %f477;
|
|
mul.f32 %f481, %f480, %f479;
|
|
mul.f32 %f482, %f481, %f481;
|
|
mov.f32 %f483, 0f3C4CAF63;
|
|
mov.f32 %f484, 0f3B18F0FE;
|
|
fma.rn.f32 %f485, %f484, %f482, %f483;
|
|
mov.f32 %f486, 0f3DAAAABD;
|
|
fma.rn.f32 %f487, %f485, %f482, %f486;
|
|
mul.rn.f32 %f488, %f487, %f482;
|
|
mul.rn.f32 %f489, %f488, %f481;
|
|
sub.f32 %f490, %f477, %f481;
|
|
add.f32 %f491, %f490, %f490;
|
|
neg.f32 %f492, %f481;
|
|
fma.rn.f32 %f493, %f492, %f477, %f491;
|
|
mul.rn.f32 %f494, %f479, %f493;
|
|
add.f32 %f495, %f489, %f481;
|
|
sub.f32 %f496, %f481, %f495;
|
|
add.f32 %f497, %f489, %f496;
|
|
add.f32 %f498, %f494, %f497;
|
|
add.f32 %f499, %f495, %f498;
|
|
sub.f32 %f500, %f495, %f499;
|
|
add.f32 %f501, %f498, %f500;
|
|
mov.f32 %f502, 0f3F317200;
|
|
mul.rn.f32 %f503, %f475, %f502;
|
|
mov.f32 %f504, 0f35BFBE8E;
|
|
mul.rn.f32 %f505, %f475, %f504;
|
|
add.f32 %f506, %f503, %f499;
|
|
sub.f32 %f507, %f503, %f506;
|
|
add.f32 %f508, %f499, %f507;
|
|
add.f32 %f509, %f501, %f508;
|
|
add.f32 %f510, %f505, %f509;
|
|
add.f32 %f511, %f506, %f510;
|
|
sub.f32 %f512, %f506, %f511;
|
|
add.f32 %f513, %f510, %f512;
|
|
mul.rn.f32 %f514, %f465, %f511;
|
|
neg.f32 %f515, %f514;
|
|
fma.rn.f32 %f516, %f465, %f511, %f515;
|
|
fma.rn.f32 %f517, %f465, %f513, %f516;
|
|
mov.f32 %f518, 0f00000000;
|
|
fma.rn.f32 %f519, %f518, %f511, %f517;
|
|
add.rn.f32 %f520, %f514, %f519;
|
|
neg.f32 %f521, %f520;
|
|
add.rn.f32 %f522, %f514, %f521;
|
|
add.rn.f32 %f523, %f522, %f519;
|
|
mov.b32 %r231, %f520;
|
|
setp.eq.s32 %p63, %r231, 1118925336;
|
|
add.s32 %r232, %r231, -1;
|
|
mov.b32 %f524, %r232;
|
|
add.f32 %f525, %f523, 0f37000000;
|
|
selp.f32 %f97, %f525, %f523, %p63;
|
|
selp.f32 %f526, %f524, %f520, %p63;
|
|
mov.f32 %f527, 0f3FB8AA3B;
|
|
mul.rn.f32 %f528, %f526, %f527;
|
|
cvt.rzi.f32.f32 %f529, %f528;
|
|
abs.f32 %f530, %f529;
|
|
setp.gt.f32 %p64, %f530, 0f42FC0000;
|
|
mov.b32 %r233, %f529;
|
|
and.b32 %r234, %r233, -2147483648;
|
|
or.b32 %r235, %r234, 1123811328;
|
|
mov.b32 %f531, %r235;
|
|
selp.f32 %f532, %f531, %f529, %p64;
|
|
mov.f32 %f533, 0fBF317218;
|
|
fma.rn.f32 %f534, %f532, %f533, %f526;
|
|
mov.f32 %f535, 0f3102E308;
|
|
fma.rn.f32 %f536, %f532, %f535, %f534;
|
|
mul.f32 %f537, %f536, 0f3FB8AA3B;
|
|
add.f32 %f538, %f532, 0f4B40007F;
|
|
mov.b32 %r236, %f538;
|
|
shl.b32 %r237, %r236, 23;
|
|
mov.b32 %f539, %r237;
|
|
ex2.approx.ftz.f32 %f540, %f537;
|
|
mul.f32 %f98, %f540, %f539;
|
|
setp.eq.f32 %p65, %f98, 0f7F800000;
|
|
mov.f32 %f1177, 0f7F800000;
|
|
@%p65 bra $L__BB0_53;
|
|
|
|
fma.rn.f32 %f1177, %f98, %f97, %f98;
|
|
|
|
$L__BB0_53:
|
|
mov.f32 %f1115, 0f3E666666;
|
|
cvt.rzi.f32.f32 %f1114, %f1115;
|
|
add.f32 %f1113, %f1114, %f1114;
|
|
mov.f32 %f1112, 0f3EE66666;
|
|
sub.f32 %f1111, %f1112, %f1113;
|
|
abs.f32 %f1110, %f1111;
|
|
setp.lt.f32 %p66, %f77, 0f00000000;
|
|
setp.eq.f32 %p67, %f1110, 0f3F800000;
|
|
and.pred %p2, %p66, %p67;
|
|
setp.eq.f32 %p68, %f77, 0f00000000;
|
|
@%p68 bra $L__BB0_57;
|
|
bra.uni $L__BB0_54;
|
|
|
|
$L__BB0_57:
|
|
add.f32 %f545, %f77, %f77;
|
|
selp.f32 %f1179, %f545, 0f00000000, %p67;
|
|
bra.uni $L__BB0_58;
|
|
|
|
$L__BB0_54:
|
|
mov.b32 %r238, %f1177;
|
|
xor.b32 %r239, %r238, -2147483648;
|
|
mov.b32 %f541, %r239;
|
|
selp.f32 %f1179, %f541, %f1177, %p2;
|
|
setp.geu.f32 %p69, %f77, 0f00000000;
|
|
@%p69 bra $L__BB0_58;
|
|
|
|
mov.f32 %f542, 0f3EE66666;
|
|
cvt.rzi.f32.f32 %f543, %f542;
|
|
setp.eq.f32 %p70, %f543, 0f3EE66666;
|
|
@%p70 bra $L__BB0_58;
|
|
|
|
mov.f32 %f1179, 0f7FFFFFFF;
|
|
|
|
$L__BB0_58:
|
|
abs.f32 %f1116, %f77;
|
|
add.f32 %f546, %f1116, 0f3EE66666;
|
|
mov.b32 %r240, %f546;
|
|
setp.lt.s32 %p72, %r240, 2139095040;
|
|
@%p72 bra $L__BB0_63;
|
|
|
|
abs.f32 %f1117, %f77;
|
|
setp.gtu.f32 %p73, %f1117, 0f7F800000;
|
|
@%p73 bra $L__BB0_62;
|
|
bra.uni $L__BB0_60;
|
|
|
|
$L__BB0_62:
|
|
add.f32 %f1179, %f77, 0f3EE66666;
|
|
bra.uni $L__BB0_63;
|
|
|
|
$L__BB0_60:
|
|
abs.f32 %f1118, %f77;
|
|
setp.neu.f32 %p74, %f1118, 0f7F800000;
|
|
@%p74 bra $L__BB0_63;
|
|
|
|
selp.f32 %f1179, 0fFF800000, 0f7F800000, %p2;
|
|
|
|
$L__BB0_63:
|
|
setp.eq.f32 %p75, %f77, 0f3F800000;
|
|
selp.f32 %f107, 0f3F800000, %f1179, %p75;
|
|
abs.f32 %f108, %f78;
|
|
setp.lt.f32 %p76, %f108, 0f00800000;
|
|
mul.f32 %f548, %f108, 0f4B800000;
|
|
selp.f32 %f549, %f548, %f108, %p76;
|
|
selp.f32 %f550, 0fC3170000, 0fC2FE0000, %p76;
|
|
mov.b32 %r241, %f549;
|
|
and.b32 %r242, %r241, 8388607;
|
|
or.b32 %r243, %r242, 1065353216;
|
|
mov.b32 %f551, %r243;
|
|
shr.u32 %r244, %r241, 23;
|
|
cvt.rn.f32.u32 %f552, %r244;
|
|
add.f32 %f553, %f550, %f552;
|
|
setp.gt.f32 %p77, %f551, 0f3FB504F3;
|
|
mul.f32 %f554, %f551, 0f3F000000;
|
|
add.f32 %f555, %f553, 0f3F800000;
|
|
selp.f32 %f556, %f555, %f553, %p77;
|
|
selp.f32 %f557, %f554, %f551, %p77;
|
|
add.f32 %f558, %f557, 0fBF800000;
|
|
add.f32 %f559, %f557, 0f3F800000;
|
|
rcp.approx.ftz.f32 %f560, %f559;
|
|
add.f32 %f561, %f558, %f558;
|
|
mul.f32 %f562, %f561, %f560;
|
|
mul.f32 %f563, %f562, %f562;
|
|
mov.f32 %f564, 0f3C4CAF63;
|
|
mov.f32 %f565, 0f3B18F0FE;
|
|
fma.rn.f32 %f566, %f565, %f563, %f564;
|
|
mov.f32 %f567, 0f3DAAAABD;
|
|
fma.rn.f32 %f568, %f566, %f563, %f567;
|
|
mul.rn.f32 %f569, %f568, %f563;
|
|
mul.rn.f32 %f570, %f569, %f562;
|
|
sub.f32 %f571, %f558, %f562;
|
|
add.f32 %f572, %f571, %f571;
|
|
neg.f32 %f573, %f562;
|
|
fma.rn.f32 %f574, %f573, %f558, %f572;
|
|
mul.rn.f32 %f575, %f560, %f574;
|
|
add.f32 %f576, %f570, %f562;
|
|
sub.f32 %f577, %f562, %f576;
|
|
add.f32 %f578, %f570, %f577;
|
|
add.f32 %f579, %f575, %f578;
|
|
add.f32 %f580, %f576, %f579;
|
|
sub.f32 %f581, %f576, %f580;
|
|
add.f32 %f582, %f579, %f581;
|
|
mov.f32 %f583, 0f3F317200;
|
|
mul.rn.f32 %f584, %f556, %f583;
|
|
mov.f32 %f585, 0f35BFBE8E;
|
|
mul.rn.f32 %f586, %f556, %f585;
|
|
add.f32 %f587, %f584, %f580;
|
|
sub.f32 %f588, %f584, %f587;
|
|
add.f32 %f589, %f580, %f588;
|
|
add.f32 %f590, %f582, %f589;
|
|
add.f32 %f591, %f586, %f590;
|
|
add.f32 %f592, %f587, %f591;
|
|
sub.f32 %f593, %f587, %f592;
|
|
add.f32 %f594, %f591, %f593;
|
|
mov.f32 %f595, 0f3EE66666;
|
|
mul.rn.f32 %f596, %f595, %f592;
|
|
neg.f32 %f597, %f596;
|
|
fma.rn.f32 %f598, %f595, %f592, %f597;
|
|
fma.rn.f32 %f599, %f595, %f594, %f598;
|
|
mov.f32 %f600, 0f00000000;
|
|
fma.rn.f32 %f601, %f600, %f592, %f599;
|
|
add.rn.f32 %f602, %f596, %f601;
|
|
neg.f32 %f603, %f602;
|
|
add.rn.f32 %f604, %f596, %f603;
|
|
add.rn.f32 %f605, %f604, %f601;
|
|
mov.b32 %r245, %f602;
|
|
setp.eq.s32 %p78, %r245, 1118925336;
|
|
add.s32 %r246, %r245, -1;
|
|
mov.b32 %f606, %r246;
|
|
add.f32 %f607, %f605, 0f37000000;
|
|
selp.f32 %f109, %f607, %f605, %p78;
|
|
selp.f32 %f608, %f606, %f602, %p78;
|
|
mov.f32 %f609, 0f3FB8AA3B;
|
|
mul.rn.f32 %f610, %f608, %f609;
|
|
cvt.rzi.f32.f32 %f611, %f610;
|
|
abs.f32 %f612, %f611;
|
|
setp.gt.f32 %p79, %f612, 0f42FC0000;
|
|
mov.b32 %r247, %f611;
|
|
and.b32 %r248, %r247, -2147483648;
|
|
or.b32 %r249, %r248, 1123811328;
|
|
mov.b32 %f613, %r249;
|
|
selp.f32 %f614, %f613, %f611, %p79;
|
|
mov.f32 %f615, 0fBF317218;
|
|
fma.rn.f32 %f616, %f614, %f615, %f608;
|
|
mov.f32 %f617, 0f3102E308;
|
|
fma.rn.f32 %f618, %f614, %f617, %f616;
|
|
mul.f32 %f619, %f618, 0f3FB8AA3B;
|
|
add.f32 %f620, %f614, 0f4B40007F;
|
|
mov.b32 %r250, %f620;
|
|
shl.b32 %r251, %r250, 23;
|
|
mov.b32 %f621, %r251;
|
|
ex2.approx.ftz.f32 %f622, %f619;
|
|
mul.f32 %f110, %f622, %f621;
|
|
setp.eq.f32 %p80, %f110, 0f7F800000;
|
|
mov.f32 %f1180, 0f7F800000;
|
|
@%p80 bra $L__BB0_65;
|
|
|
|
fma.rn.f32 %f1180, %f110, %f109, %f110;
|
|
|
|
$L__BB0_65:
|
|
setp.lt.f32 %p81, %f78, 0f00000000;
|
|
and.pred %p3, %p81, %p67;
|
|
setp.eq.f32 %p83, %f78, 0f00000000;
|
|
@%p83 bra $L__BB0_69;
|
|
bra.uni $L__BB0_66;
|
|
|
|
$L__BB0_69:
|
|
add.f32 %f627, %f78, %f78;
|
|
selp.f32 %f1182, %f627, 0f00000000, %p67;
|
|
bra.uni $L__BB0_70;
|
|
|
|
$L__BB0_66:
|
|
mov.b32 %r252, %f1180;
|
|
xor.b32 %r253, %r252, -2147483648;
|
|
mov.b32 %f623, %r253;
|
|
selp.f32 %f1182, %f623, %f1180, %p3;
|
|
setp.geu.f32 %p84, %f78, 0f00000000;
|
|
@%p84 bra $L__BB0_70;
|
|
|
|
mov.f32 %f624, 0f3EE66666;
|
|
cvt.rzi.f32.f32 %f625, %f624;
|
|
setp.eq.f32 %p85, %f625, 0f3EE66666;
|
|
@%p85 bra $L__BB0_70;
|
|
|
|
mov.f32 %f1182, 0f7FFFFFFF;
|
|
|
|
$L__BB0_70:
|
|
abs.f32 %f1119, %f78;
|
|
add.f32 %f628, %f1119, 0f3EE66666;
|
|
mov.b32 %r254, %f628;
|
|
setp.lt.s32 %p87, %r254, 2139095040;
|
|
@%p87 bra $L__BB0_75;
|
|
|
|
abs.f32 %f1120, %f78;
|
|
setp.gtu.f32 %p88, %f1120, 0f7F800000;
|
|
@%p88 bra $L__BB0_74;
|
|
bra.uni $L__BB0_72;
|
|
|
|
$L__BB0_74:
|
|
add.f32 %f1182, %f78, 0f3EE66666;
|
|
bra.uni $L__BB0_75;
|
|
|
|
$L__BB0_72:
|
|
abs.f32 %f1121, %f78;
|
|
setp.neu.f32 %p89, %f1121, 0f7F800000;
|
|
@%p89 bra $L__BB0_75;
|
|
|
|
selp.f32 %f1182, 0fFF800000, 0f7F800000, %p3;
|
|
|
|
$L__BB0_75:
|
|
setp.eq.f32 %p90, %f78, 0f3F800000;
|
|
selp.f32 %f119, 0f3F800000, %f1182, %p90;
|
|
abs.f32 %f120, %f79;
|
|
setp.lt.f32 %p91, %f120, 0f00800000;
|
|
mul.f32 %f630, %f120, 0f4B800000;
|
|
selp.f32 %f631, %f630, %f120, %p91;
|
|
selp.f32 %f632, 0fC3170000, 0fC2FE0000, %p91;
|
|
mov.b32 %r255, %f631;
|
|
and.b32 %r256, %r255, 8388607;
|
|
or.b32 %r257, %r256, 1065353216;
|
|
mov.b32 %f633, %r257;
|
|
shr.u32 %r258, %r255, 23;
|
|
cvt.rn.f32.u32 %f634, %r258;
|
|
add.f32 %f635, %f632, %f634;
|
|
setp.gt.f32 %p92, %f633, 0f3FB504F3;
|
|
mul.f32 %f636, %f633, 0f3F000000;
|
|
add.f32 %f637, %f635, 0f3F800000;
|
|
selp.f32 %f638, %f637, %f635, %p92;
|
|
selp.f32 %f639, %f636, %f633, %p92;
|
|
add.f32 %f640, %f639, 0fBF800000;
|
|
add.f32 %f641, %f639, 0f3F800000;
|
|
rcp.approx.ftz.f32 %f642, %f641;
|
|
add.f32 %f643, %f640, %f640;
|
|
mul.f32 %f644, %f643, %f642;
|
|
mul.f32 %f645, %f644, %f644;
|
|
mov.f32 %f646, 0f3C4CAF63;
|
|
mov.f32 %f647, 0f3B18F0FE;
|
|
fma.rn.f32 %f648, %f647, %f645, %f646;
|
|
mov.f32 %f649, 0f3DAAAABD;
|
|
fma.rn.f32 %f650, %f648, %f645, %f649;
|
|
mul.rn.f32 %f651, %f650, %f645;
|
|
mul.rn.f32 %f652, %f651, %f644;
|
|
sub.f32 %f653, %f640, %f644;
|
|
add.f32 %f654, %f653, %f653;
|
|
neg.f32 %f655, %f644;
|
|
fma.rn.f32 %f656, %f655, %f640, %f654;
|
|
mul.rn.f32 %f657, %f642, %f656;
|
|
add.f32 %f658, %f652, %f644;
|
|
sub.f32 %f659, %f644, %f658;
|
|
add.f32 %f660, %f652, %f659;
|
|
add.f32 %f661, %f657, %f660;
|
|
add.f32 %f662, %f658, %f661;
|
|
sub.f32 %f663, %f658, %f662;
|
|
add.f32 %f664, %f661, %f663;
|
|
mov.f32 %f665, 0f3F317200;
|
|
mul.rn.f32 %f666, %f638, %f665;
|
|
mov.f32 %f667, 0f35BFBE8E;
|
|
mul.rn.f32 %f668, %f638, %f667;
|
|
add.f32 %f669, %f666, %f662;
|
|
sub.f32 %f670, %f666, %f669;
|
|
add.f32 %f671, %f662, %f670;
|
|
add.f32 %f672, %f664, %f671;
|
|
add.f32 %f673, %f668, %f672;
|
|
add.f32 %f674, %f669, %f673;
|
|
sub.f32 %f675, %f669, %f674;
|
|
add.f32 %f676, %f673, %f675;
|
|
mov.f32 %f677, 0f3EE66666;
|
|
mul.rn.f32 %f678, %f677, %f674;
|
|
neg.f32 %f679, %f678;
|
|
fma.rn.f32 %f680, %f677, %f674, %f679;
|
|
fma.rn.f32 %f681, %f677, %f676, %f680;
|
|
mov.f32 %f682, 0f00000000;
|
|
fma.rn.f32 %f683, %f682, %f674, %f681;
|
|
add.rn.f32 %f684, %f678, %f683;
|
|
neg.f32 %f685, %f684;
|
|
add.rn.f32 %f686, %f678, %f685;
|
|
add.rn.f32 %f687, %f686, %f683;
|
|
mov.b32 %r259, %f684;
|
|
setp.eq.s32 %p93, %r259, 1118925336;
|
|
add.s32 %r260, %r259, -1;
|
|
mov.b32 %f688, %r260;
|
|
add.f32 %f689, %f687, 0f37000000;
|
|
selp.f32 %f121, %f689, %f687, %p93;
|
|
selp.f32 %f690, %f688, %f684, %p93;
|
|
mov.f32 %f691, 0f3FB8AA3B;
|
|
mul.rn.f32 %f692, %f690, %f691;
|
|
cvt.rzi.f32.f32 %f693, %f692;
|
|
abs.f32 %f694, %f693;
|
|
setp.gt.f32 %p94, %f694, 0f42FC0000;
|
|
mov.b32 %r261, %f693;
|
|
and.b32 %r262, %r261, -2147483648;
|
|
or.b32 %r263, %r262, 1123811328;
|
|
mov.b32 %f695, %r263;
|
|
selp.f32 %f696, %f695, %f693, %p94;
|
|
mov.f32 %f697, 0fBF317218;
|
|
fma.rn.f32 %f698, %f696, %f697, %f690;
|
|
mov.f32 %f699, 0f3102E308;
|
|
fma.rn.f32 %f700, %f696, %f699, %f698;
|
|
mul.f32 %f701, %f700, 0f3FB8AA3B;
|
|
add.f32 %f702, %f696, 0f4B40007F;
|
|
mov.b32 %r264, %f702;
|
|
shl.b32 %r265, %r264, 23;
|
|
mov.b32 %f703, %r265;
|
|
ex2.approx.ftz.f32 %f704, %f701;
|
|
mul.f32 %f122, %f704, %f703;
|
|
setp.eq.f32 %p95, %f122, 0f7F800000;
|
|
mov.f32 %f1183, 0f7F800000;
|
|
@%p95 bra $L__BB0_77;
|
|
|
|
fma.rn.f32 %f1183, %f122, %f121, %f122;
|
|
|
|
$L__BB0_77:
|
|
setp.lt.f32 %p96, %f79, 0f00000000;
|
|
and.pred %p4, %p96, %p67;
|
|
setp.eq.f32 %p98, %f79, 0f00000000;
|
|
@%p98 bra $L__BB0_81;
|
|
bra.uni $L__BB0_78;
|
|
|
|
$L__BB0_81:
|
|
add.f32 %f709, %f79, %f79;
|
|
selp.f32 %f1185, %f709, 0f00000000, %p67;
|
|
bra.uni $L__BB0_82;
|
|
|
|
$L__BB0_78:
|
|
mov.b32 %r266, %f1183;
|
|
xor.b32 %r267, %r266, -2147483648;
|
|
mov.b32 %f705, %r267;
|
|
selp.f32 %f1185, %f705, %f1183, %p4;
|
|
setp.geu.f32 %p99, %f79, 0f00000000;
|
|
@%p99 bra $L__BB0_82;
|
|
|
|
mov.f32 %f706, 0f3EE66666;
|
|
cvt.rzi.f32.f32 %f707, %f706;
|
|
setp.eq.f32 %p100, %f707, 0f3EE66666;
|
|
@%p100 bra $L__BB0_82;
|
|
|
|
mov.f32 %f1185, 0f7FFFFFFF;
|
|
|
|
$L__BB0_82:
|
|
abs.f32 %f1122, %f79;
|
|
add.f32 %f710, %f1122, 0f3EE66666;
|
|
mov.b32 %r268, %f710;
|
|
setp.lt.s32 %p102, %r268, 2139095040;
|
|
@%p102 bra $L__BB0_87;
|
|
|
|
abs.f32 %f1123, %f79;
|
|
setp.gtu.f32 %p103, %f1123, 0f7F800000;
|
|
@%p103 bra $L__BB0_86;
|
|
bra.uni $L__BB0_84;
|
|
|
|
$L__BB0_86:
|
|
add.f32 %f1185, %f79, 0f3EE66666;
|
|
bra.uni $L__BB0_87;
|
|
|
|
$L__BB0_84:
|
|
abs.f32 %f1124, %f79;
|
|
setp.neu.f32 %p104, %f1124, 0f7F800000;
|
|
@%p104 bra $L__BB0_87;
|
|
|
|
selp.f32 %f1185, 0fFF800000, 0f7F800000, %p4;
|
|
|
|
$L__BB0_87:
|
|
setp.eq.f32 %p105, %f79, 0f3F800000;
|
|
mov.f32 %f712, 0f3F800000;
|
|
selp.f32 %f713, 0f3F800000, %f1185, %p105;
|
|
min.f32 %f714, %f107, %f712;
|
|
mov.f32 %f715, 0f00000000;
|
|
max.f32 %f131, %f715, %f714;
|
|
min.f32 %f716, %f119, %f712;
|
|
max.f32 %f132, %f715, %f716;
|
|
min.f32 %f717, %f713, %f712;
|
|
max.f32 %f133, %f715, %f717;
|
|
mov.f32 %f721, 0f3ED55555;
|
|
abs.f32 %f135, %f131;
|
|
setp.lt.f32 %p106, %f135, 0f00800000;
|
|
mul.f32 %f723, %f135, 0f4B800000;
|
|
selp.f32 %f724, %f723, %f135, %p106;
|
|
selp.f32 %f725, 0fC3170000, 0fC2FE0000, %p106;
|
|
mov.b32 %r271, %f724;
|
|
and.b32 %r272, %r271, 8388607;
|
|
or.b32 %r273, %r272, 1065353216;
|
|
mov.b32 %f726, %r273;
|
|
shr.u32 %r274, %r271, 23;
|
|
cvt.rn.f32.u32 %f727, %r274;
|
|
add.f32 %f728, %f725, %f727;
|
|
setp.gt.f32 %p107, %f726, 0f3FB504F3;
|
|
mul.f32 %f729, %f726, 0f3F000000;
|
|
add.f32 %f730, %f728, 0f3F800000;
|
|
selp.f32 %f731, %f730, %f728, %p107;
|
|
selp.f32 %f732, %f729, %f726, %p107;
|
|
add.f32 %f733, %f732, 0fBF800000;
|
|
add.f32 %f734, %f732, 0f3F800000;
|
|
rcp.approx.ftz.f32 %f735, %f734;
|
|
add.f32 %f736, %f733, %f733;
|
|
mul.f32 %f737, %f736, %f735;
|
|
mul.f32 %f738, %f737, %f737;
|
|
mov.f32 %f739, 0f3C4CAF63;
|
|
mov.f32 %f740, 0f3B18F0FE;
|
|
fma.rn.f32 %f741, %f740, %f738, %f739;
|
|
mov.f32 %f742, 0f3DAAAABD;
|
|
fma.rn.f32 %f743, %f741, %f738, %f742;
|
|
mul.rn.f32 %f744, %f743, %f738;
|
|
mul.rn.f32 %f745, %f744, %f737;
|
|
sub.f32 %f746, %f733, %f737;
|
|
add.f32 %f747, %f746, %f746;
|
|
neg.f32 %f748, %f737;
|
|
fma.rn.f32 %f749, %f748, %f733, %f747;
|
|
mul.rn.f32 %f750, %f735, %f749;
|
|
add.f32 %f751, %f745, %f737;
|
|
sub.f32 %f752, %f737, %f751;
|
|
add.f32 %f753, %f745, %f752;
|
|
add.f32 %f754, %f750, %f753;
|
|
add.f32 %f755, %f751, %f754;
|
|
sub.f32 %f756, %f751, %f755;
|
|
add.f32 %f757, %f754, %f756;
|
|
mov.f32 %f758, 0f3F317200;
|
|
mul.rn.f32 %f759, %f731, %f758;
|
|
mov.f32 %f760, 0f35BFBE8E;
|
|
mul.rn.f32 %f761, %f731, %f760;
|
|
add.f32 %f762, %f759, %f755;
|
|
sub.f32 %f763, %f759, %f762;
|
|
add.f32 %f764, %f755, %f763;
|
|
add.f32 %f765, %f757, %f764;
|
|
add.f32 %f766, %f761, %f765;
|
|
add.f32 %f767, %f762, %f766;
|
|
sub.f32 %f768, %f762, %f767;
|
|
add.f32 %f769, %f766, %f768;
|
|
mul.rn.f32 %f770, %f721, %f767;
|
|
neg.f32 %f771, %f770;
|
|
fma.rn.f32 %f772, %f721, %f767, %f771;
|
|
fma.rn.f32 %f773, %f721, %f769, %f772;
|
|
fma.rn.f32 %f774, %f715, %f767, %f773;
|
|
add.rn.f32 %f775, %f770, %f774;
|
|
neg.f32 %f776, %f775;
|
|
add.rn.f32 %f777, %f770, %f776;
|
|
add.rn.f32 %f778, %f777, %f774;
|
|
mov.b32 %r275, %f775;
|
|
setp.eq.s32 %p108, %r275, 1118925336;
|
|
add.s32 %r276, %r275, -1;
|
|
mov.b32 %f779, %r276;
|
|
add.f32 %f780, %f778, 0f37000000;
|
|
selp.f32 %f136, %f780, %f778, %p108;
|
|
selp.f32 %f781, %f779, %f775, %p108;
|
|
mov.f32 %f782, 0f3FB8AA3B;
|
|
mul.rn.f32 %f783, %f781, %f782;
|
|
cvt.rzi.f32.f32 %f784, %f783;
|
|
abs.f32 %f785, %f784;
|
|
setp.gt.f32 %p109, %f785, 0f42FC0000;
|
|
mov.b32 %r277, %f784;
|
|
and.b32 %r278, %r277, -2147483648;
|
|
or.b32 %r279, %r278, 1123811328;
|
|
mov.b32 %f786, %r279;
|
|
selp.f32 %f787, %f786, %f784, %p109;
|
|
mov.f32 %f788, 0fBF317218;
|
|
fma.rn.f32 %f789, %f787, %f788, %f781;
|
|
mov.f32 %f790, 0f3102E308;
|
|
fma.rn.f32 %f791, %f787, %f790, %f789;
|
|
mul.f32 %f792, %f791, 0f3FB8AA3B;
|
|
add.f32 %f793, %f787, 0f4B40007F;
|
|
mov.b32 %r280, %f793;
|
|
shl.b32 %r281, %r280, 23;
|
|
mov.b32 %f794, %r281;
|
|
ex2.approx.ftz.f32 %f795, %f792;
|
|
mul.f32 %f137, %f795, %f794;
|
|
setp.eq.f32 %p110, %f137, 0f7F800000;
|
|
mov.f32 %f1186, 0f7F800000;
|
|
@%p110 bra $L__BB0_89;
|
|
|
|
fma.rn.f32 %f1186, %f137, %f136, %f137;
|
|
|
|
$L__BB0_89:
|
|
mov.f32 %f1135, 0f00000000;
|
|
max.f32 %f1134, %f1135, %f714;
|
|
mov.f32 %f1099, 0f3E555555;
|
|
cvt.rzi.f32.f32 %f1098, %f1099;
|
|
add.f32 %f1097, %f1098, %f1098;
|
|
mov.f32 %f1096, 0f3ED55555;
|
|
sub.f32 %f1095, %f1096, %f1097;
|
|
abs.f32 %f1094, %f1095;
|
|
setp.lt.f32 %p111, %f1134, 0f00000000;
|
|
setp.eq.f32 %p112, %f1094, 0f3F800000;
|
|
and.pred %p5, %p111, %p112;
|
|
setp.eq.f32 %p113, %f1134, 0f00000000;
|
|
@%p113 bra $L__BB0_93;
|
|
bra.uni $L__BB0_90;
|
|
|
|
$L__BB0_93:
|
|
mov.f32 %f1152, 0f00000000;
|
|
max.f32 %f1151, %f1152, %f714;
|
|
add.f32 %f800, %f1151, %f1151;
|
|
selp.f32 %f1188, %f800, 0f00000000, %p112;
|
|
bra.uni $L__BB0_94;
|
|
|
|
$L__BB0_90:
|
|
mov.f32 %f1137, 0f00000000;
|
|
max.f32 %f1136, %f1137, %f714;
|
|
mov.b32 %r282, %f1186;
|
|
xor.b32 %r283, %r282, -2147483648;
|
|
mov.b32 %f796, %r283;
|
|
selp.f32 %f1188, %f796, %f1186, %p5;
|
|
setp.geu.f32 %p114, %f1136, 0f00000000;
|
|
@%p114 bra $L__BB0_94;
|
|
|
|
mov.f32 %f797, 0f3ED55555;
|
|
cvt.rzi.f32.f32 %f798, %f797;
|
|
setp.eq.f32 %p115, %f798, 0f3ED55555;
|
|
@%p115 bra $L__BB0_94;
|
|
|
|
mov.f32 %f1188, 0f7FFFFFFF;
|
|
|
|
$L__BB0_94:
|
|
mov.f32 %f1140, 0f00000000;
|
|
max.f32 %f1139, %f1140, %f714;
|
|
abs.f32 %f1138, %f1139;
|
|
add.f32 %f801, %f1138, 0f3ED55555;
|
|
mov.b32 %r284, %f801;
|
|
setp.lt.s32 %p117, %r284, 2139095040;
|
|
@%p117 bra $L__BB0_99;
|
|
|
|
mov.f32 %f1145, 0f00000000;
|
|
max.f32 %f1144, %f1145, %f714;
|
|
abs.f32 %f1143, %f1144;
|
|
setp.gtu.f32 %p118, %f1143, 0f7F800000;
|
|
@%p118 bra $L__BB0_98;
|
|
bra.uni $L__BB0_96;
|
|
|
|
$L__BB0_98:
|
|
mov.f32 %f1150, 0f00000000;
|
|
max.f32 %f1149, %f1150, %f714;
|
|
add.f32 %f1188, %f1149, 0f3ED55555;
|
|
bra.uni $L__BB0_99;
|
|
|
|
$L__BB0_96:
|
|
mov.f32 %f1148, 0f00000000;
|
|
max.f32 %f1147, %f1148, %f714;
|
|
abs.f32 %f1146, %f1147;
|
|
setp.neu.f32 %p119, %f1146, 0f7F800000;
|
|
@%p119 bra $L__BB0_99;
|
|
|
|
selp.f32 %f1188, 0fFF800000, 0f7F800000, %p5;
|
|
|
|
$L__BB0_99:
|
|
abs.f32 %f146, %f132;
|
|
setp.lt.f32 %p120, %f146, 0f00800000;
|
|
mul.f32 %f803, %f146, 0f4B800000;
|
|
selp.f32 %f804, %f803, %f146, %p120;
|
|
selp.f32 %f805, 0fC3170000, 0fC2FE0000, %p120;
|
|
mov.b32 %r285, %f804;
|
|
and.b32 %r286, %r285, 8388607;
|
|
or.b32 %r287, %r286, 1065353216;
|
|
mov.b32 %f806, %r287;
|
|
shr.u32 %r288, %r285, 23;
|
|
cvt.rn.f32.u32 %f807, %r288;
|
|
add.f32 %f808, %f805, %f807;
|
|
setp.gt.f32 %p121, %f806, 0f3FB504F3;
|
|
mul.f32 %f809, %f806, 0f3F000000;
|
|
add.f32 %f810, %f808, 0f3F800000;
|
|
selp.f32 %f811, %f810, %f808, %p121;
|
|
selp.f32 %f812, %f809, %f806, %p121;
|
|
add.f32 %f813, %f812, 0fBF800000;
|
|
add.f32 %f814, %f812, 0f3F800000;
|
|
rcp.approx.ftz.f32 %f815, %f814;
|
|
add.f32 %f816, %f813, %f813;
|
|
mul.f32 %f817, %f816, %f815;
|
|
mul.f32 %f818, %f817, %f817;
|
|
mov.f32 %f819, 0f3C4CAF63;
|
|
mov.f32 %f820, 0f3B18F0FE;
|
|
fma.rn.f32 %f821, %f820, %f818, %f819;
|
|
mov.f32 %f822, 0f3DAAAABD;
|
|
fma.rn.f32 %f823, %f821, %f818, %f822;
|
|
mul.rn.f32 %f824, %f823, %f818;
|
|
mul.rn.f32 %f825, %f824, %f817;
|
|
sub.f32 %f826, %f813, %f817;
|
|
add.f32 %f827, %f826, %f826;
|
|
neg.f32 %f828, %f817;
|
|
fma.rn.f32 %f829, %f828, %f813, %f827;
|
|
mul.rn.f32 %f830, %f815, %f829;
|
|
add.f32 %f831, %f825, %f817;
|
|
sub.f32 %f832, %f817, %f831;
|
|
add.f32 %f833, %f825, %f832;
|
|
add.f32 %f834, %f830, %f833;
|
|
add.f32 %f835, %f831, %f834;
|
|
sub.f32 %f836, %f831, %f835;
|
|
add.f32 %f837, %f834, %f836;
|
|
mov.f32 %f838, 0f3F317200;
|
|
mul.rn.f32 %f839, %f811, %f838;
|
|
mov.f32 %f840, 0f35BFBE8E;
|
|
mul.rn.f32 %f841, %f811, %f840;
|
|
add.f32 %f842, %f839, %f835;
|
|
sub.f32 %f843, %f839, %f842;
|
|
add.f32 %f844, %f835, %f843;
|
|
add.f32 %f845, %f837, %f844;
|
|
add.f32 %f846, %f841, %f845;
|
|
add.f32 %f847, %f842, %f846;
|
|
sub.f32 %f848, %f842, %f847;
|
|
add.f32 %f849, %f846, %f848;
|
|
mov.f32 %f850, 0f3ED55555;
|
|
mul.rn.f32 %f851, %f850, %f847;
|
|
neg.f32 %f852, %f851;
|
|
fma.rn.f32 %f853, %f850, %f847, %f852;
|
|
fma.rn.f32 %f854, %f850, %f849, %f853;
|
|
mov.f32 %f855, 0f00000000;
|
|
fma.rn.f32 %f856, %f855, %f847, %f854;
|
|
add.rn.f32 %f857, %f851, %f856;
|
|
neg.f32 %f858, %f857;
|
|
add.rn.f32 %f859, %f851, %f858;
|
|
add.rn.f32 %f860, %f859, %f856;
|
|
mov.b32 %r289, %f857;
|
|
setp.eq.s32 %p122, %r289, 1118925336;
|
|
add.s32 %r290, %r289, -1;
|
|
mov.b32 %f861, %r290;
|
|
add.f32 %f862, %f860, 0f37000000;
|
|
selp.f32 %f147, %f862, %f860, %p122;
|
|
selp.f32 %f863, %f861, %f857, %p122;
|
|
mov.f32 %f864, 0f3FB8AA3B;
|
|
mul.rn.f32 %f865, %f863, %f864;
|
|
cvt.rzi.f32.f32 %f866, %f865;
|
|
abs.f32 %f867, %f866;
|
|
setp.gt.f32 %p123, %f867, 0f42FC0000;
|
|
mov.b32 %r291, %f866;
|
|
and.b32 %r292, %r291, -2147483648;
|
|
or.b32 %r293, %r292, 1123811328;
|
|
mov.b32 %f868, %r293;
|
|
selp.f32 %f869, %f868, %f866, %p123;
|
|
mov.f32 %f870, 0fBF317218;
|
|
fma.rn.f32 %f871, %f869, %f870, %f863;
|
|
mov.f32 %f872, 0f3102E308;
|
|
fma.rn.f32 %f873, %f869, %f872, %f871;
|
|
mul.f32 %f874, %f873, 0f3FB8AA3B;
|
|
add.f32 %f875, %f869, 0f4B40007F;
|
|
mov.b32 %r294, %f875;
|
|
shl.b32 %r295, %r294, 23;
|
|
mov.b32 %f876, %r295;
|
|
ex2.approx.ftz.f32 %f877, %f874;
|
|
mul.f32 %f148, %f877, %f876;
|
|
setp.eq.f32 %p124, %f148, 0f7F800000;
|
|
mov.f32 %f1189, 0f7F800000;
|
|
@%p124 bra $L__BB0_101;
|
|
|
|
fma.rn.f32 %f1189, %f148, %f147, %f148;
|
|
|
|
$L__BB0_101:
|
|
setp.lt.f32 %p125, %f132, 0f00000000;
|
|
and.pred %p6, %p125, %p112;
|
|
setp.eq.f32 %p127, %f132, 0f00000000;
|
|
@%p127 bra $L__BB0_105;
|
|
bra.uni $L__BB0_102;
|
|
|
|
$L__BB0_105:
|
|
add.f32 %f882, %f132, %f132;
|
|
selp.f32 %f1191, %f882, 0f00000000, %p112;
|
|
bra.uni $L__BB0_106;
|
|
|
|
$L__BB0_102:
|
|
mov.b32 %r296, %f1189;
|
|
xor.b32 %r297, %r296, -2147483648;
|
|
mov.b32 %f878, %r297;
|
|
selp.f32 %f1191, %f878, %f1189, %p6;
|
|
setp.geu.f32 %p128, %f132, 0f00000000;
|
|
@%p128 bra $L__BB0_106;
|
|
|
|
mov.f32 %f879, 0f3ED55555;
|
|
cvt.rzi.f32.f32 %f880, %f879;
|
|
setp.eq.f32 %p129, %f880, 0f3ED55555;
|
|
@%p129 bra $L__BB0_106;
|
|
|
|
mov.f32 %f1191, 0f7FFFFFFF;
|
|
|
|
$L__BB0_106:
|
|
mov.f32 %f1127, 0f00000000;
|
|
max.f32 %f1126, %f1127, %f716;
|
|
abs.f32 %f1125, %f1126;
|
|
add.f32 %f883, %f1125, 0f3ED55555;
|
|
mov.b32 %r298, %f883;
|
|
setp.lt.s32 %p131, %r298, 2139095040;
|
|
@%p131 bra $L__BB0_111;
|
|
|
|
mov.f32 %f1130, 0f00000000;
|
|
max.f32 %f1129, %f1130, %f716;
|
|
abs.f32 %f1128, %f1129;
|
|
setp.gtu.f32 %p132, %f1128, 0f7F800000;
|
|
@%p132 bra $L__BB0_110;
|
|
bra.uni $L__BB0_108;
|
|
|
|
$L__BB0_110:
|
|
add.f32 %f1191, %f132, 0f3ED55555;
|
|
bra.uni $L__BB0_111;
|
|
|
|
$L__BB0_108:
|
|
mov.f32 %f1133, 0f00000000;
|
|
max.f32 %f1132, %f1133, %f716;
|
|
abs.f32 %f1131, %f1132;
|
|
setp.neu.f32 %p133, %f1131, 0f7F800000;
|
|
@%p133 bra $L__BB0_111;
|
|
|
|
selp.f32 %f1191, 0fFF800000, 0f7F800000, %p6;
|
|
|
|
$L__BB0_111:
|
|
abs.f32 %f157, %f133;
|
|
setp.lt.f32 %p134, %f157, 0f00800000;
|
|
mul.f32 %f885, %f157, 0f4B800000;
|
|
selp.f32 %f886, %f885, %f157, %p134;
|
|
selp.f32 %f887, 0fC3170000, 0fC2FE0000, %p134;
|
|
mov.b32 %r299, %f886;
|
|
and.b32 %r300, %r299, 8388607;
|
|
or.b32 %r301, %r300, 1065353216;
|
|
mov.b32 %f888, %r301;
|
|
shr.u32 %r302, %r299, 23;
|
|
cvt.rn.f32.u32 %f889, %r302;
|
|
add.f32 %f890, %f887, %f889;
|
|
setp.gt.f32 %p135, %f888, 0f3FB504F3;
|
|
mul.f32 %f891, %f888, 0f3F000000;
|
|
add.f32 %f892, %f890, 0f3F800000;
|
|
selp.f32 %f893, %f892, %f890, %p135;
|
|
selp.f32 %f894, %f891, %f888, %p135;
|
|
add.f32 %f895, %f894, 0fBF800000;
|
|
add.f32 %f896, %f894, 0f3F800000;
|
|
rcp.approx.ftz.f32 %f897, %f896;
|
|
add.f32 %f898, %f895, %f895;
|
|
mul.f32 %f899, %f898, %f897;
|
|
mul.f32 %f900, %f899, %f899;
|
|
mov.f32 %f901, 0f3C4CAF63;
|
|
mov.f32 %f902, 0f3B18F0FE;
|
|
fma.rn.f32 %f903, %f902, %f900, %f901;
|
|
mov.f32 %f904, 0f3DAAAABD;
|
|
fma.rn.f32 %f905, %f903, %f900, %f904;
|
|
mul.rn.f32 %f906, %f905, %f900;
|
|
mul.rn.f32 %f907, %f906, %f899;
|
|
sub.f32 %f908, %f895, %f899;
|
|
add.f32 %f909, %f908, %f908;
|
|
neg.f32 %f910, %f899;
|
|
fma.rn.f32 %f911, %f910, %f895, %f909;
|
|
mul.rn.f32 %f912, %f897, %f911;
|
|
add.f32 %f913, %f907, %f899;
|
|
sub.f32 %f914, %f899, %f913;
|
|
add.f32 %f915, %f907, %f914;
|
|
add.f32 %f916, %f912, %f915;
|
|
add.f32 %f917, %f913, %f916;
|
|
sub.f32 %f918, %f913, %f917;
|
|
add.f32 %f919, %f916, %f918;
|
|
mov.f32 %f920, 0f3F317200;
|
|
mul.rn.f32 %f921, %f893, %f920;
|
|
mov.f32 %f922, 0f35BFBE8E;
|
|
mul.rn.f32 %f923, %f893, %f922;
|
|
add.f32 %f924, %f921, %f917;
|
|
sub.f32 %f925, %f921, %f924;
|
|
add.f32 %f926, %f917, %f925;
|
|
add.f32 %f927, %f919, %f926;
|
|
add.f32 %f928, %f923, %f927;
|
|
add.f32 %f929, %f924, %f928;
|
|
sub.f32 %f930, %f924, %f929;
|
|
add.f32 %f931, %f928, %f930;
|
|
mov.f32 %f932, 0f3ED55555;
|
|
mul.rn.f32 %f933, %f932, %f929;
|
|
neg.f32 %f934, %f933;
|
|
fma.rn.f32 %f935, %f932, %f929, %f934;
|
|
fma.rn.f32 %f936, %f932, %f931, %f935;
|
|
mov.f32 %f937, 0f00000000;
|
|
fma.rn.f32 %f938, %f937, %f929, %f936;
|
|
add.rn.f32 %f939, %f933, %f938;
|
|
neg.f32 %f940, %f939;
|
|
add.rn.f32 %f941, %f933, %f940;
|
|
add.rn.f32 %f942, %f941, %f938;
|
|
mov.b32 %r303, %f939;
|
|
setp.eq.s32 %p136, %r303, 1118925336;
|
|
add.s32 %r304, %r303, -1;
|
|
mov.b32 %f943, %r304;
|
|
add.f32 %f944, %f942, 0f37000000;
|
|
selp.f32 %f158, %f944, %f942, %p136;
|
|
selp.f32 %f945, %f943, %f939, %p136;
|
|
mov.f32 %f946, 0f3FB8AA3B;
|
|
mul.rn.f32 %f947, %f945, %f946;
|
|
cvt.rzi.f32.f32 %f948, %f947;
|
|
abs.f32 %f949, %f948;
|
|
setp.gt.f32 %p137, %f949, 0f42FC0000;
|
|
mov.b32 %r305, %f948;
|
|
and.b32 %r306, %r305, -2147483648;
|
|
or.b32 %r307, %r306, 1123811328;
|
|
mov.b32 %f950, %r307;
|
|
selp.f32 %f951, %f950, %f948, %p137;
|
|
mov.f32 %f952, 0fBF317218;
|
|
fma.rn.f32 %f953, %f951, %f952, %f945;
|
|
mov.f32 %f954, 0f3102E308;
|
|
fma.rn.f32 %f955, %f951, %f954, %f953;
|
|
mul.f32 %f956, %f955, 0f3FB8AA3B;
|
|
add.f32 %f957, %f951, 0f4B40007F;
|
|
mov.b32 %r308, %f957;
|
|
shl.b32 %r309, %r308, 23;
|
|
mov.b32 %f958, %r309;
|
|
ex2.approx.ftz.f32 %f959, %f956;
|
|
mul.f32 %f159, %f959, %f958;
|
|
setp.eq.f32 %p138, %f159, 0f7F800000;
|
|
mov.f32 %f1192, 0f7F800000;
|
|
@%p138 bra $L__BB0_113;
|
|
|
|
fma.rn.f32 %f1192, %f159, %f158, %f159;
|
|
|
|
$L__BB0_113:
|
|
setp.lt.f32 %p139, %f133, 0f00000000;
|
|
and.pred %p7, %p139, %p112;
|
|
setp.eq.f32 %p141, %f133, 0f00000000;
|
|
@%p141 bra $L__BB0_117;
|
|
bra.uni $L__BB0_114;
|
|
|
|
$L__BB0_117:
|
|
add.f32 %f964, %f133, %f133;
|
|
selp.f32 %f1194, %f964, 0f00000000, %p112;
|
|
bra.uni $L__BB0_118;
|
|
|
|
$L__BB0_114:
|
|
mov.b32 %r310, %f1192;
|
|
xor.b32 %r311, %r310, -2147483648;
|
|
mov.b32 %f960, %r311;
|
|
selp.f32 %f1194, %f960, %f1192, %p7;
|
|
setp.geu.f32 %p142, %f133, 0f00000000;
|
|
@%p142 bra $L__BB0_118;
|
|
|
|
mov.f32 %f961, 0f3ED55555;
|
|
cvt.rzi.f32.f32 %f962, %f961;
|
|
setp.eq.f32 %p143, %f962, 0f3ED55555;
|
|
@%p143 bra $L__BB0_118;
|
|
|
|
mov.f32 %f1194, 0f7FFFFFFF;
|
|
|
|
$L__BB0_118:
|
|
add.f32 %f965, %f157, 0f3ED55555;
|
|
mov.b32 %r312, %f965;
|
|
setp.lt.s32 %p145, %r312, 2139095040;
|
|
@%p145 bra $L__BB0_123;
|
|
|
|
setp.gtu.f32 %p146, %f157, 0f7F800000;
|
|
@%p146 bra $L__BB0_122;
|
|
bra.uni $L__BB0_120;
|
|
|
|
$L__BB0_122:
|
|
add.f32 %f1194, %f133, 0f3ED55555;
|
|
bra.uni $L__BB0_123;
|
|
|
|
$L__BB0_120:
|
|
setp.neu.f32 %p147, %f157, 0f7F800000;
|
|
@%p147 bra $L__BB0_123;
|
|
|
|
selp.f32 %f1194, 0fFF800000, 0f7F800000, %p7;
|
|
|
|
$L__BB0_123:
|
|
mov.f32 %f1142, 0f00000000;
|
|
max.f32 %f1141, %f1142, %f714;
|
|
ld.const.u64 %rd113, [params+144];
|
|
cvta.to.global.u64 %rd112, %rd113;
|
|
ld.const.u32 %r351, [params+136];
|
|
mad.lo.s32 %r350, %r351, %r4, %r3;
|
|
cvt.u64.u32 %rd111, %r350;
|
|
fma.rn.f32 %f966, %f1188, 0f3F870A3D, 0fBD6147AE;
|
|
setp.eq.f32 %p148, %f1141, 0f3F800000;
|
|
mov.f32 %f967, 0f3F800000;
|
|
selp.f32 %f968, 0f3F7FFFFF, %f966, %p148;
|
|
mul.f32 %f969, %f1141, 0f414EB852;
|
|
setp.lt.f32 %p149, %f1141, 0f3B4D2E1C;
|
|
selp.f32 %f970, %f969, %f968, %p149;
|
|
fma.rn.f32 %f971, %f1191, 0f3F870A3D, 0fBD6147AE;
|
|
setp.eq.f32 %p150, %f132, 0f3F800000;
|
|
selp.f32 %f972, 0f3F7FFFFF, %f971, %p150;
|
|
mul.f32 %f973, %f132, 0f414EB852;
|
|
setp.lt.f32 %p151, %f132, 0f3B4D2E1C;
|
|
selp.f32 %f974, %f973, %f972, %p151;
|
|
fma.rn.f32 %f975, %f1194, 0f3F870A3D, 0fBD6147AE;
|
|
setp.eq.f32 %p152, %f133, 0f3F800000;
|
|
selp.f32 %f976, 0f3F7FFFFF, %f975, %p152;
|
|
mul.f32 %f977, %f133, 0f414EB852;
|
|
setp.lt.f32 %p153, %f133, 0f3B4D2E1C;
|
|
selp.f32 %f978, %f977, %f976, %p153;
|
|
min.f32 %f979, %f970, %f967;
|
|
mov.f32 %f980, 0f00000000;
|
|
max.f32 %f981, %f980, %f979;
|
|
mul.f32 %f982, %f981, 0f43800000;
|
|
cvt.rzi.u32.f32 %r313, %f982;
|
|
min.u32 %r314, %r313, 255;
|
|
min.f32 %f983, %f974, %f967;
|
|
max.f32 %f984, %f980, %f983;
|
|
mul.f32 %f985, %f984, 0f43800000;
|
|
cvt.rzi.u32.f32 %r315, %f985;
|
|
min.u32 %r316, %r315, 255;
|
|
min.f32 %f986, %f978, %f967;
|
|
max.f32 %f987, %f980, %f986;
|
|
mul.f32 %f988, %f987, 0f43800000;
|
|
cvt.rzi.u32.f32 %r317, %f988;
|
|
min.u32 %r318, %r317, 255;
|
|
shl.b64 %rd71, %rd111, 2;
|
|
add.s64 %rd72, %rd112, %rd71;
|
|
cvt.u16.u32 %rs19, %r318;
|
|
cvt.u16.u32 %rs20, %r316;
|
|
cvt.u16.u32 %rs21, %r314;
|
|
mov.u16 %rs22, 255;
|
|
st.global.v4.u8 [%rd72], {%rs21, %rs20, %rs19, %rs22};
|
|
|
|
$L__BB0_124:
|
|
ld.const.u32 %r352, [params+104];
|
|
and.b32 %r319, %r352, 4;
|
|
setp.eq.s32 %p154, %r319, 0;
|
|
ld.const.u32 %r367, [params+108];
|
|
@%p154 bra $L__BB0_128;
|
|
|
|
setp.eq.s32 %p155, %r367, 0;
|
|
ld.const.u64 %rd73, [params+224];
|
|
cvta.to.global.u64 %rd74, %rd73;
|
|
ld.const.u32 %r320, [params+216];
|
|
mad.lo.s32 %r321, %r320, %r4, %r3;
|
|
mul.wide.u32 %rd75, %r321, 8;
|
|
add.s64 %rd20, %rd74, %rd75;
|
|
@%p155 bra $L__BB0_127;
|
|
|
|
ld.global.v4.u16 {%rs30, %rs31, %rs32, %rs33}, [%rd20];
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f989, %rs30;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f990, %rs31;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f991, %rs32;}
|
|
|
|
// end inline asm
|
|
add.f32 %f992, %f77, %f989;
|
|
add.f32 %f993, %f78, %f990;
|
|
add.f32 %f994, %f79, %f991;
|
|
mov.f32 %f995, 0f3F800000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs28, %f994;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs27, %f993;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs26, %f992;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs29, %f995;}
|
|
|
|
// end inline asm
|
|
st.global.v4.u16 [%rd20], {%rs26, %rs27, %rs28, %rs29};
|
|
bra.uni $L__BB0_128;
|
|
|
|
$L__BB0_127:
|
|
mov.f32 %f999, 0f3F800000;
|
|
mov.u32 %r367, 0;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs37, %f999;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs36, %f79;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs35, %f78;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs34, %f77;}
|
|
|
|
// end inline asm
|
|
st.global.v4.u16 [%rd20], {%rs34, %rs35, %rs36, %rs37};
|
|
|
|
$L__BB0_128:
|
|
ld.const.u64 %rd76, [params+256];
|
|
cvta.to.global.u64 %rd77, %rd76;
|
|
ld.const.u32 %r323, [params+248];
|
|
mad.lo.s32 %r324, %r323, %r4, %r3;
|
|
mul.wide.u32 %rd78, %r324, 8;
|
|
add.s64 %rd21, %rd77, %rd78;
|
|
setp.eq.s32 %p156, %r367, 0;
|
|
@%p156 bra $L__BB0_130;
|
|
|
|
ld.global.v4.u16 {%rs45, %rs46, %rs47, %rs48}, [%rd21];
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1000, %rs45;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1001, %rs46;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1002, %rs47;}
|
|
|
|
// end inline asm
|
|
add.f32 %f1003, %f80, %f1000;
|
|
add.f32 %f1004, %f81, %f1001;
|
|
add.f32 %f1005, %f82, %f1002;
|
|
mov.f32 %f1006, 0f3F800000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs43, %f1005;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs42, %f1004;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs41, %f1003;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs44, %f1006;}
|
|
|
|
// end inline asm
|
|
st.global.v4.u16 [%rd21], {%rs41, %rs42, %rs43, %rs44};
|
|
bra.uni $L__BB0_131;
|
|
|
|
$L__BB0_130:
|
|
mov.f32 %f1010, 0f3F800000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs52, %f1010;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs51, %f82;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs50, %f81;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs49, %f80;}
|
|
|
|
// end inline asm
|
|
st.global.v4.u16 [%rd21], {%rs49, %rs50, %rs51, %rs52};
|
|
|
|
$L__BB0_131:
|
|
mul.f32 %f1011, %f191, 0f3F000000;
|
|
mov.f32 %f1012, 0f3F000000;
|
|
sub.f32 %f168, %f1012, %f1011;
|
|
mul.f32 %f1013, %f192, 0f3F000000;
|
|
sub.f32 %f169, %f1012, %f1013;
|
|
mul.f32 %f1014, %f193, 0f3F000000;
|
|
sub.f32 %f170, %f1012, %f1014;
|
|
ld.const.u64 %rd79, [params+272];
|
|
cvta.to.global.u64 %rd80, %rd79;
|
|
ld.const.u32 %r325, [params+264];
|
|
mad.lo.s32 %r326, %r325, %r4, %r3;
|
|
mul.wide.u32 %rd81, %r326, 8;
|
|
add.s64 %rd22, %rd80, %rd81;
|
|
@%p156 bra $L__BB0_133;
|
|
|
|
ld.global.v4.u16 {%rs60, %rs61, %rs62, %rs63}, [%rd22];
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1015, %rs60;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1016, %rs61;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1017, %rs62;}
|
|
|
|
// end inline asm
|
|
add.f32 %f1018, %f168, %f1015;
|
|
add.f32 %f1019, %f168, %f1016;
|
|
add.f32 %f1020, %f168, %f1017;
|
|
mov.f32 %f1021, 0f3F800000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs58, %f1020;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs57, %f1019;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs56, %f1018;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs59, %f1021;}
|
|
|
|
// end inline asm
|
|
st.global.v4.u16 [%rd22], {%rs56, %rs57, %rs58, %rs59};
|
|
bra.uni $L__BB0_134;
|
|
|
|
$L__BB0_133:
|
|
mov.f32 %f1025, 0f3F800000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs67, %f1025;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs66, %f168;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs65, %f168;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs64, %f168;}
|
|
|
|
// end inline asm
|
|
st.global.v4.u16 [%rd22], {%rs64, %rs65, %rs66, %rs67};
|
|
|
|
$L__BB0_134:
|
|
ld.const.u64 %rd82, [params+288];
|
|
cvta.to.global.u64 %rd83, %rd82;
|
|
ld.const.u32 %r327, [params+280];
|
|
mad.lo.s32 %r328, %r327, %r4, %r3;
|
|
mul.wide.u32 %rd84, %r328, 8;
|
|
add.s64 %rd23, %rd83, %rd84;
|
|
@%p156 bra $L__BB0_136;
|
|
|
|
ld.global.v4.u16 {%rs75, %rs76, %rs77, %rs78}, [%rd23];
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1026, %rs75;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1027, %rs76;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1028, %rs77;}
|
|
|
|
// end inline asm
|
|
add.f32 %f1029, %f169, %f1026;
|
|
add.f32 %f1030, %f169, %f1027;
|
|
add.f32 %f1031, %f169, %f1028;
|
|
mov.f32 %f1032, 0f3F800000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs73, %f1031;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs72, %f1030;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs71, %f1029;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs74, %f1032;}
|
|
|
|
// end inline asm
|
|
st.global.v4.u16 [%rd23], {%rs71, %rs72, %rs73, %rs74};
|
|
bra.uni $L__BB0_137;
|
|
|
|
$L__BB0_136:
|
|
mov.f32 %f1036, 0f3F800000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs82, %f1036;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs81, %f169;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs80, %f169;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs79, %f169;}
|
|
|
|
// end inline asm
|
|
st.global.v4.u16 [%rd23], {%rs79, %rs80, %rs81, %rs82};
|
|
|
|
$L__BB0_137:
|
|
ld.const.u64 %rd85, [params+304];
|
|
cvta.to.global.u64 %rd86, %rd85;
|
|
ld.const.u32 %r329, [params+296];
|
|
mad.lo.s32 %r330, %r329, %r4, %r3;
|
|
mul.wide.u32 %rd87, %r330, 8;
|
|
add.s64 %rd24, %rd86, %rd87;
|
|
@%p156 bra $L__BB0_139;
|
|
|
|
ld.global.v4.u16 {%rs90, %rs91, %rs92, %rs93}, [%rd24];
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1037, %rs90;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1038, %rs91;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.f32.f16 %f1039, %rs92;}
|
|
|
|
// end inline asm
|
|
add.f32 %f1040, %f170, %f1037;
|
|
add.f32 %f1041, %f170, %f1038;
|
|
add.f32 %f1042, %f170, %f1039;
|
|
mov.f32 %f1043, 0f3F800000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs88, %f1042;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs87, %f1041;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs86, %f1040;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs89, %f1043;}
|
|
|
|
// end inline asm
|
|
st.global.v4.u16 [%rd24], {%rs86, %rs87, %rs88, %rs89};
|
|
bra.uni $L__BB0_160;
|
|
|
|
$L__BB0_139:
|
|
mov.f32 %f1047, 0f3F800000;
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs97, %f1047;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs96, %f170;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs95, %f170;}
|
|
|
|
// end inline asm
|
|
// begin inline asm
|
|
{ cvt.rn.f16.f32 %rs94, %f170;}
|
|
|
|
// end inline asm
|
|
st.global.v4.u16 [%rd24], {%rs94, %rs95, %rs96, %rs97};
|
|
|
|
$L__BB0_160:
|
|
ret;
|
|
|
|
}
|
|
|